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Geometrical scaling is reaching its fundamental limits after four decades of 
continuous downsizing of device dimensions to increase the cost per function of 
integrated circuits. As of the writing of this thesis, the 22 nm technology generation is 
under-going development at leading semiconductor companies. These companies have 
indicated that multiple gate transistor designs are promising architectures for extending 
device performances. These transistors offer improved electrostatic control and steeper 
subthreshold swings compared to planar transistor designs. However, the 
manufacturability of these transistor designs is still an issue as they suffer from a 
significant increase in parasitic capacitances and resistances due to its inherent design.  
In this thesis, a novel metal alloy concept for electron (ΦBN) and hole barrier 
(ΦBP) height engineering was developed to address the escalating issue of parasitic 
source/drain (S/D) series resistances (or external resistance) in nanoscale multiple-gate 
field-effect-transistors (MuGFETs). Various process integration challenges relating to 
technology demonstrations for the proposed concept on N- and P-channel MuGFETs 
were identified and addressed in this thesis. For N-channel MuGFETs (N-MuGFETs), 
new materials such as ytterbium silicide, nickel aluminide disilicide, and nickel 
dysprosium silicide:carbon were developed for external resistance (REXT) reduction. 
The key characteristics of these new materials were determined and identified in this 
 viii 
thesis. Technology demonstrations of these new materials integrated as S/D contacts in 
N-MuGFETs exhibit significant drive current enhancement. This affirms the 
effectiveness of the designed concept for ΦBN engineering with low work function 
elements. For complementary P-channel MuGFETs (P-MuGFETs), high work function 
elements were used to engineer the S/D contact ΦBP. A significant drive current 
enhancement of 21 % was achieved in these P-MuGFETs compared to control devices. 
This firmly established the feasibility of the proposed metal alloy concept to engineer 
both ΦBN and ΦBP to reduce device REXT. 
However, the metal alloy concept requires the selection and optimization of 
two different metal contacts to achieve low ΦBN and ΦBP for N- and P-MuGFETs, 
respectively. This increases process complexity and cost in high-volume 
manufacturing. This thesis then proposed an alternative concept exploiting the 
formation of interfacial dipoles with sulfur segregation to engineer the ΦBN of a high 
work function material (i.e. material with low ΦBP). This opens up the possibility of 
implementing a single contact metal silicide process to independently control the ΦBN 
and ΦBP for N- and P-MuGFETs, respectively. Technology demonstration with this 
concept achieved significant drive current enhancement of 45 % for N-MuGFETs due 
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featuring FUSI Pt3Si metal gate and PtSi Schottky-barrier S/D contacts. 
It must be noted that an adjustment in LG was made for the comparison 






Fig. 2.15 Evolution of ρ with temperature for the different Ni[M]Si films. It clear 
that the addition of low workfunction alloy elements has an impact on 




Fig. 2.16 (a) Reverse-biased I-V characteristics of NiSi and Ni[M]Si contacts on 
n-doped Si. It is obvious that Ni[Al]Si contacts have the highest 
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NiSi1.80Al0.20 N+/P junctions. b) Typical NiSi1.80Al0.20 N+/P junction 
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Fig. 2.26 (a) ID −VG characteristics of N-MuGFETs with NiSi and NiSi1.80Al0.20 
contacts show comparable off-state currents, DIBL, and SS values. (b) 
ID−VD characteristics show a 32 % enhancement in IDsat performance for 
devices with NiSi1.80Al0.20 contacts compared to control devices with 







Fig. 2.27 Energy band diagram showing the narrowing of the energy bands with 
dopant segregation due to the presence of a super-saturated region of 
dopants. Inset shows the “equivalent” triangular energy barrier for the 






Fig. 2.28 (a) SIMS depth profiles for segregated As+ concentrations at the NiSi/Si 
interface for different implant doses. (b) Comparable As+ segregation 
profiles were attained for NiSi and NiSi1.80Al0.20. This implies that 
addition of Al does not influence the As+ segregation profile at the 







Fig. 2.29 Top down SEM view of an N-MuGFET after gate patterning. Device 




Fig. 2.30 Cross sectional TEM image of a fully-silicided As-segregated 
NiSi1.80Al0.20 fin with a WFin of 11 nm. FIB cut plane is indicated in Fig. 






Fig. 2.31 Reverse-biased I-V characteristics of NiSi, NiSi1.80Al0.20, As+ segregated 




Fig. 2.32 ID − VG characteristics show comparable control of short-channel effects 
for the devices integrated with As+ segregated NiSi and NiSi1.80Al0.20 
contacts. Inset shows the extracted REXT values for devices with As+ 






Fig. 2.33 ID − VD characteristics show enhanced drive current performance for 
devices integrated with As+ segregated NiSi1.80Al0.20 contacts compared 





Fig. 3.1 Schematic of a transistor with SiGe S/D. Lattice interactions at the 
hetero-interfaces induces compressive strain in the channel region along 





Fig. 3.2 HRXRD spectra for as grown Si0.74Ge0.26 shows a well-defined SiGe 




Fig. 3.3 (a) Process flow showing the key steps used in the fabrication of P-
MuGFETs that were used for the integration of NiSiGe, and Ni1-
yPtySiGe. (b) Plan-view SEM micrograph showing the complete 
removal of SiN stringers with the optimized over-etch step. (c) Cross-
sectional schematic view of the transistor structure employed in this 







Fig. 3.4 Comparison of ρ as a function of annealing temperatures for NiSiGe 
and Ni1-yPtySiGe films. ρ reduces with increasing Pt concentration at 
temperatures above 600 oC. Inset clearly shows the superior ρ
  
stability 

























Fig. 3.5 I-V characteristics were measured at room temperature for NiSi and Ni1-
yPtySiGe Schottky diodes formed on epitaxially grown SiGe on n-Si at 
450 oC to simulate the typical BEOL temperatures of ~ 450 oC to 
demonstrate the robustness of the Ni1-yPtySiGe process. Well behaved I-
V curves with stable and tightly distributed reverse currents were 
obtained for NiSiGe, Ni0.95Pt0.05SiGe, and Ni0.90Pt0.10SiGe diodes. The 
inset shows considerable scatter in the reverse currents measured for 










Fig. 3.6 (a) − (d) Plan-view SEM micrographs showing the superior 
morphological stability of Ni0.90Pt0.10SiGe compared to NiSiGe. (e) – (f) 
Cross-sectional TEM micrographs obtained at 700 oC confirm the 






Fig. 3.7 (a) SEM plan-view of a P-MuGFET showing SiGe islanding on the S/D 
regions (b) SEM isometric-view of a P-MuGFET with conformal SiGe 
growth and morphology (c) Cross sectional TEM showing a typical 
transistor gate stack with a gate length LG of 150 nm.  The spacers are ~ 







Fig. 3.8 Device characteristics of a typical LG = 150 nm P-MuGFET integrated 
with NiSi and Ni0.90Pt0.10SiGe contacts formed at RTA temperature of 
450 oC. The channel width is defined to be 2HFin + WFin.  ID-VD 
characteristics show enhanced drive current for P-MuGFETs with 







Fig. 3.9 Total resistance as a function of gate overdrive for the devices is 
indicated on the left-axis. REXT was extracted from these curves at a gate 
overdrive of – 10 V. Comparable ID-VG characteristics for P-MuGFETs 







Fig. 3.10 (a) Schematic view of the MuGFET device with epitaxial SiGe and 
germanosilcide contacts. (b) Plan-view SEM of a MuGFET with 
conformal Si0.74Ge0.26 stressors formed on the S/D regions. The 
polycrystalline “beads” encompassing the top edge of the gate electrode 
was formed during the SiGe selective epitaxy process. Gate spacers 
were recessed with the over-etch step when clearing the SiN stringers 









Fig. 3.11 Sheet resistance curves for NiSiGe and PtSiGe with similar thicknesses 
as a function of annealing temperature. Films were annealed under the 





Fig. 3.12 (a) – (d) Plan-view SEM micrographs showing the superior 
morphological stability of PtSiGe compared to NiSiGe when annealed 





Fig. 3.13 (a) XRD spectrum for PtSiGe formed at 450 oC for 30 s. A single mono 
PtSiGe phase was obtained. (b) HRXRD spectra for as grown 
Si0.74Ge0.26 and PtSiGe/Si0.74Ge0.26 show a similar well-defined SiGe 
satellite peak indicating that strain- and crystalline-states were 







Fig. 3.14 (a) Temperature dependent I-V curves measured on PtSiGe/Si0.74Ge0.26 
contacts. (b) Richardson plot of forward currents for PtSiGe/Si0.74Ge0.26 
contacts at a forward voltage of 0.1 V. Linear line fitting was performed 
on the data points to generate the “best fit” trend line to extract the ΦBP. 







Fig. 3.15 Evolution of PtSiGe sheet resistance values as a function of etching 
time in aqua regia solution. The surface morphology of PtSiGe is 


















Fig. 3.16 (a) ID – VG characteristics of P-MuGFET with NiSiGe and PtSiGe 
contacts. Comparable subthreshold swing and DIBL were observed. (b) 
ID – VD family of curves shows substantial IDsat enhancement for P-
MuGFET device with PtSiGe contacts over the control FinFET device 







Fig. 3.17 IOFF – IDsat characteristics comparing the drain currents of P-MuGFETs 
with NiSiGe and PtSiGe contacts. A 21 % improvement in the IDsat at a 
fixed IOFF of 1×10-7 A/µm was obtained. Linear fitting was performed on 






Fig. 3.18 (a) Dependence of SS on LG. (b) Dependence of DIBL on LG. Fitted 




Fig. 3.19 Plot of total resistance as a function of LG for P-MuGFETs with NiSiGe 
and PtSiGe contacts. The similar slope (dR/dLG) obtained for the 
MuGFET devices indicate that mobility is unchanged. The REXT for P-
MuGFETs with NiSiGe contacts as expected is higher than P-MuGFETs 
with PtSiGe contacts. Linear line fitting was performed on the data 







Fig. 4.1 Schematic of a transistor with Si:C S/D. Lattice interactions at the 
hetero-interfaces induces lateral tensile strain in the channel region 





Fig. 4.2 HRXRD spectra of an as-grown Si1-yCy layer (bottom) with 1.0 % Csub 
on Si substrate, and a Si1-yCy layer on Si substrate that received a post-
epitaxial phosphorus implant (energy of 15 keV and dose of 1×1015 cm-
2) and anneal process (900 oC for 20 s). The Csub for the implanted and 


























Fig. 4.3 Cross sectional schematic diagrams showing the different junctions and 
the device structure fabricated in this work. (a) Schottky-junction with 
an undoped Si1-yCy region for the extraction of Schottky-barrier height. 
(b) N+/P junction with a Si1-yCy region and (c) control N+/P junction 
without a Si1-yCy region. (d) 3D schematic of the device structure 
showing the selective epitaxial raised Si1-yCy S/D stressors and metal 









Fig. 4.4 (a) SEM image of the N-MuGFET having SiN stringers surrounding the 
Si S/D regions prior to the optimized over-etch process step. (b) SEM 
image of the transistor showing a conformal growth of Si1-yCy on the 
S/D regions with the revmoval of the SiN stringers. (c) Cross sectional 
TEM showing a transistor gate stack with a gate length LG of 120 nm. 








Fig. 4.5 XRD spectra for nickel silicide films on (a) Si(100) substrates and (b) 
Si:C(100 nm)/Si(100) substrates which underwent the second annealing 
step at different temperatures ranging from 400 to 800 oC for 30 s in N2 
ambient. The formation of the disilicide phase occurs at 750 oC for NiSi 
films. The incorporation of carbon in NiSi:C suppresses phase 
transformation from the monosilicide phase to the disilicide phase, 









Fig. 4.6 Evolution of ρ as a function of temperature used in the second anneal 
step for NiSi and NiSi:C. The abrupt increase in ρ for NiSi at 
temperatures > 650 oC is attributed to film agglomeration and the 








Fig. 4.7 The SIMS depth profile for C in NiSi:C films after annealing at 450 oC. 
The thickness of the film is estimated to be 40 nm. C is distributed 
homogenously in the NiSi:C film. A SIMS standard with 1.0 at. % of 
















Fig. 4.8  Typical sets of plan view SEM and TEM images for (a) − (b) NiSi on 
Si(100) substrates and (c) − (d) NiSi:C on Si:C following silicidation at 
700 oC for the second annealing step. The voids in the SEM image are 






Fig. 4.9  Plot of NiSi:C ΦBN and Si1-yCy EG as a function of percentage Csub 
concentrations.  Our experimentally extracted NiSi:C ΦBN of 0.601 eV 
concurs with projected barrier height values for 1.0 at.% Csub 






Fig. 4.10 (a) I-V characteristics for NiSi:C and Ni(M)Si:C [M: Yb, Tb, Er, and 
Yb) contacts show effective NiSi:C ΦBN reduction on n-doped Si:C. (b) 
Statistical comparison of ΦBN on n-doped Si:C extracted with the I-V 






Fig. 4.11 (a) Temperature dependence I-V characteristics for Ni[Dy]Si:C contacts. 
(b) Arrhenius plot for the extraction of Ni[Dy]Si:C ΦBN under a constant 
forward bias of 0.1 V. Linear line fitting was performed on the data 






Fig. 4.12 SIMS depth profiles for (a) Ni[Tb]Si:C and (b) Ni[Dy]Si:C. Dy was 
found to remain at the silicide-Si:C interface. It should be noted that the 





Fig. 4.13 (a) TEM image of a Ni[Dy]Si:C/Si0.99C0.01 film stack showing the 
formation of a tri-layer film structure and a ~ 2.5 nm DyIL at the 
Ni[Dy]Si:C/Si0.99C0.01 interface. (b) SIMS depth profiles for the 
Ni[Dy]Si:C silicide stack shows the distribution of Dy in the silicide and 
the segregation of Dy as an interlayer at the Ni[Dy]Si:C/Si0.99C0.01 








Fig. 4.14 SIMS depth profile for C concentration in Ni[Dy]Si:C. C is distributed 
uniformly in Ni[Dy]Si:C and estimated to be 0.8 %. This indicates C is 






Fig. 4.15 ρ curves for NiSi:C and Ni[Dy]Si:C films exhibit similar trends with 
increasing annealing temperatures. The addition of Dy into NiSi:C 





Fig. 4.16 XRD spectra for NiSi:C and Ni[Dy]Si:C annealed at 500 oC possess 
similar XRD peak positions, which indicates the formation of a 
monosilicide phase for Ni[Dy]Si:C.  Ni(Dy)Si:C films are likely to be 
less textured compared to NiSi:C films, evident from the increase in 







Fig. 4.17 Comparison of N+/P junction leakage current densities for NiSi, 
Ni[Dy]Si:C and NiSi:C contacts. The addition of C in NiSi improves 
junction characteristics. σ denotes standard deviation. For each contact 
device split, a total of 30 samples were measured. All measurements 
were made at 1 V in reverse bias at room temperature (25 oC). The mean 
value is marked by a black circle. The 25th, 50th, and 75th percentiles are 
indicated by the box, while the whiskers indicate the 5th and 95th 










Fig. 4.18 (a) Transfer characteristics for a same pair of closely matched devices 
having comparable off-state leakage current IOFF, DIBL, and SS. (b) ID – 
VD characteristics of N-MuGFET with Ni[Dy]Si:C contacts at LG of 120 
nm and WFin of 40 nm shows substantial drive current IDsat enhancement 







Fig. 4.19 IOFF – IDsat characteristics comparing the IDsat of N-MuGFETs with 
NiS:C and Ni[Dy]Si:C contacts. A 49 % improvement in the IDsat at a 
fixed IOFF of 1×10-7 A/µm was obtained. Line fitting was performed on 






Fig. 4.20 At a fixed DIBL of 60 mV/V, IDsat enhancement of ~ 48 % is obtained 
for N-MuGFETs with Ni[Dy]Si:C contacts over control N-MuGFETs 
with NiSi:C contacts. Linear line fitting was performed on the data 







Fig. 4.21 Plot of total resistance as a function of LG for N-MuGFETs with NiSi:C 
and Ni[Dy]Si:C contacts. The reduced slope (dR/dLG) for N-MuGFETs 
with Ni[Dy]Si:C contacts suggests enhanced mobility. Linear line fitting 






Fig. 5.1 Process flow showing the key steps used in the fabrication of 
complementary MuGFETs with Si1-yGey and Si1-yCy S/D stressors. The 
proposed concept of a single contact metal silicide follows a 
conventional CMOS process flow with the addition of three CMOS 







Fig. 5.2 Cross sectional schematic of the proposed concept and integration 
scheme. (a) Masking layer is deposited on pFETs. (b) S implantation 
into nFETs. (c) Masking layer is removed and Pt is deposited on both 
nFETs and pFETs. (c) Silicidation is performed at 450 oC, 30 s to 







Fig. 5.3 SIMS profiles for S distribution in PtSi:C for different implant doses 
after metal silicidation at 450 oC for 30 s. SIMS analysis revealed that 
the implant dose of  1 × 1015 S atoms/cm2 provides the highest 
concentration of segregated S atoms at the PtSi:C/Si:C interface after 







Fig. 5.4  (a) Room temperature I-V characteristics for PtSi:C Schottky junctions 
with S (1 × 1015 S atoms/cm2) and without S. The incorporation S yields 
a 108–fold increase in reverse current for an applied bias of 1.0 V 
indicating a significant decrease in ΦBN. Inset shows the formation of a 
pure ohmic contact with S implantation. (b) Activation energy 
measurements were employed to extract the effective ΦBN for PtSi:C 









Fig. 5.5 Energy band diagram of a PtSi:C Schottky junction with dipoles formed 





Fig. 5.6 (a) Evolution of RS with temperature. RS is thermally stable with and 
without S. (b) XRD analysis show that the addition of  S  in PtSi:C does 





Fig. 5.7  Comparison of N+/P junction leakage current densities for contacts of 
NiSi, PtSi:C with and without S. For each contact device split, a total of 
21 samples were measured. All measurements were made at 1 V in 






Fig. 5.8 ID – VG transfer characteristics show comparable DIBL and SS for N-
MuGFETs with and without S. This implies that the devices have 
comparable device dimensions and the incorporation of S does not have 
a detrimental impact on transistor subthreshold characteristics. (b) ID – 
VD output characteristics show that MuGFETs with S (1 × 1015 S 
atoms/cm2) exhibit an enhancement in drive current over MuGETs 









Fig. 5.9 IOff – IDsat plot comparing characteristics of N-MuGFETs having PtSi:C 
with S (1 × 1015 S atoms/cm2) and without S.  IDsat gain of 45 % for an 
IOff  of 1 × 10-7 A/µm was obtained for N-MuGFETs having PtSi:C with 






Fig. 5.10 Plot of total resistance as a function of designed LG for N-MuGFETs 
with and without S. Linear line fitting was performed on the data points 




Fig. 6.1 Summary plot of barrier heights versus film resistivity for the various 
approaches to engineer the (a) electron and (b) hole barrier heights in 
the S/D contact for N- and P-channel devices, respectively. It is evident 
that the segregation approach yields the lowest barrier heights and 












List of Symbols 
 
Symbol  Description        Unit 
 
 
Cox              Capacitance of gate oxide     F 
Gm  Transconductance      S 
HFin  Fin Height        nm 
ID   Drain current (per unit width)     µA/m 
IS   Source current (per unit width)     µA/m 
IDsat   Saturation drain current (per unit width)    µA/m 
ID,lin   Linear drain current (per unit width)     µA/m 
IOFF   Off state current (per unit width)    µA/m 
κ  Permittivity dielectric 
LG  Transistor gate length      nm 
m
*
  Effective mass       kg 
Gm   Transconductance       S 
ρ  Resisitivity       µΩcm 
ρC  Contact Resistivity      µΩcm 
RCh  Channel resistance      m 
REXT   Source/drain external series resistance    m 
RTotal   Transistor total resistance     m 
eff   Effective mobility       cm2/V-s 
VD  Drain voltage        V 
VG  Gate voltage        V 
VT   Threshold voltage       V 
WFin  Fin Width       nm 
y   Mole fraction of Ge or C     none 
ΦBN   Electron barrier height      eV 










1.1 Introduction  
The bulk-single-gated planar complementary metal-oxide-semiconductor 
(CMOS) transistor has been the semiconductor industry’s workhorse for the last four 
decades. Historically, geometrical scaling of planar CMOS transistors results in 
enhanced device performances. However, further performance enhancement through 
geometrical scaling of planar transistors in the nanometer regime will be met with 
immense technological challenges. This is due to the fact that fundamental limits such 
as thermal voltage 
q
kT
and silicon bandgap gE  do not change with geometrical scaling. 
The inability to scale 
q
kT
 results in non-scalable subthreshold swing parameters, 
whereas the inability to scale gE gives rise to the non-scalability of built-in potential, 
depletion width, and short channel effects [1]. Furthermore, permittivity of the gate 
oxide, doping concentration in the gate and source/drain regions and mobility of the 
channel materials are also not correlated with geometrical scaling [1]. Hence, it is 
crucial that alternative approaches to geometrical scaling be developed to extend the 
limits of device performance for future CMOS technology generations. This will 
require a paradigm shift in scaling trends to sustain the improvement of circuit 
performance, functionality and performance-to-cost ratios.  
Multiple-gate field-effect-transistor (MuGFETs) designs holds the promise of a 
paradigm shift in scaling trends as MuGFETs are promising device architectures for 
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extending device performance as we approach the 22 nm node and beyond. The 
benefits derived from such a shift in architecture are: improved short-channel-effect 
(SCE) control, enhanced volume inversion in the channel region, lower leakage 
currents, and reduced device variability arising from random dopant fluctuations, if 
low channel doping concentration is used. At present, technology development for 
MuGFETs has advanced significantly as it has been a topic of intensive research 
efforts over the last decade [2] – [8]. Nevertheless significant roadblocks are in still in 
place and prevent the adoption of MuGFETs in high-volume manufacturing. It is the 
aim of this thesis to address one of these technological challenges confronting the 
adoption of MuGFETs in integrated circuits. 
 
1.2 Multiple-Gate Field-Effect-Transistor (MuGFET) Designs 
Manufacturing the self-aligned MuGFET device has been the holy grail of 
device researchers ever since it was first proposed in 1984 [9]. However, it took 5 
years before the first self-aligned multiple-gate transistor structure (DELTA) was 
experimentally demonstrated by D. Hisamoto and co-workers [10]. The key features of 
the DELTA structure are: (1) the front and back gate electrodes are inherently self-
aligned and (2) the channels are on the sidewall of the silicon fin. 
The compatibility of the DELTA structure with CMOS processing is the key 
for its adoption as the mainstream MuGFET design. All modern MuGFET structures 
such as the FinFETs, tri-gate and gate-all-around devices have all evolved from this 
original concept [11] – [13]. It should be noted that different naming conventions 
exists in the literature for the multiple-gate structure such as MuGFET, FinFET, Tri-
gate FET. However, the device operation remains similar among these variants with 













Fig. 1.1  Schematic representation of a triple-gate structure with the gate electrode 
encompassing the three sidewalls of the silicon fin to form the device channel. 
 
The term “double gate” refers to a single gate electrode that is present on two opposite 
sides of the transistor channel. Similarly, the term “triple-gate” is used for a single gate 
electrode that is encompassing over three sides of the transistor channel. Figure 1.1 
shows the schematic representation of a triple-gate structure fabricated on the silicon-
on-insulator (SOI) substrate. It shows the gate electrode encompassing the three 
sidewalls of the silicon fin to form the device channel.  
1.2.1 Planar MuGFET 
In the formation of a planar MuGFET, the back-gate is patterned and formed 
prior to bonding. A conventional transistor structure is then fabricated on the bonded 
region and aligned to the back-gate. In this process, a single photolithography step is 
used to define both gates. The technological challenge for this design is the alignment 





Fig. 1.2  Schematic of the planar MuGFET architecture with double-gate. The top and back 
gates must be aligned. The TEM image taken from Ref. [14] shows the implementation of the 
planar MuGFET architecture for N-channel devices with gate lengths down to 10 nm.  
 
 
1.2.2 Vertical MuGFET 
Among the various MuGFET designs, the vertical MuGFET design in Figure 
1.3 is the most attractive design from a technological point of view [2], [5], [6]. In a 
nutshell, the vertical MuGFET design is an ultra-thin-body SOI device turned on its 
end with another gate placed at the back as shown in Figure 1.3. The advantage of this 
design is the utilization of standard process techniques for fabrication, which are 
already common in CMOS manufacturing. However, one of the drawbacks of this 
design is the challenge of etching nanometer dimensions out of the silicon (Si) 
substrate to fabricate the fin-like structures in a reproducible manner for high-volume 
manufacturing. For the 22 nm node, the fin thickness will need to approach dimensions 
less than 10 nm controllably with low line edge and width roughness. There are also a 
host of other technological issues that confronts this design from being adopted at the 
22 nm node and beyond. These challenges are addressed in the next section.    
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Fig. 1.3  Schematic of the vertical MuGFET design with triple-gates. The top and side-wall 
gates are self-aligned. The channel is a vertical fin-like structure. The TEM image taken from 
Ref. [6] shows the implementation of this design on a SOI substrate.  
1.3 Technological Challenges for  MuGFETs 
A. Fin Width Scaling  
Off-state leakage current increases dramatically as the body thickness increases 
because gate control of the channel is worsened [16]. In the MuGFET design, the fin 
width corresponds to the body thickness of the device. Hence, it is imperative to 
achieve controllable nanometer dimensions for fin widths. The channel region of the 
fin must be in complete inversion to eliminate adverse short-channel-effects (SCE) in 
these aggressively scaled transistors. It is projected that fin thickness must approach 10 
nm controllably with low line edge and line width roughness as we head towards the 
22 nm technology node.   
A potential solution to this challenge lies in the use of a spacer transfer 
technique [16] – [17]. The essence of this technique is based on the conformal 
deposition of a material with low pressure chemical vapor deposition process. By 
depositing a material that has different etching property than the sacrificial layer and 
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directionally etching the material on the top of the step, the sacrificial layer can then be 
removed selectively, leaving on the material deposited on the sidewall (spacer). These 
spacers will then serve as a mask for subsequent fin pattern transferring.   
B. Strain Engineering 
Strain engineering is a promising approach to increase carrier mobility in the 
transistor channel to further extend device performance. Carrier mobility in Si can be 
increased by strain-induced modification of the electronic band structure [18]. By the 
introduction of appropriate strain components in the transistor channel, significant 
drive current enhancement can be achieved.  Hence channel strain engineering holds 
great promise for the continual improvement of transistor drive current performance 
[19], [20]. For this reason, in order for MuGFET technology to be adopted for high-
volume manufacturing, it must be compatible with strain engineering techniques as it 
is a powerful performance booster. Intensive research efforts are ongoing to ascertain 
the compatibility of strain engineering techniques to the MuGFET design [21] – [24].   
C. Gate Work Function Engineering 
One other aspect of the MuGFET design is the need for compatible high-
k/metal gate (HKMG) technologies. Threshold voltage (VT) tuning in planar devices 
has been achieved with implantation, scaling of the gate dielectric or using a metal gate 
to tune the work function. For MuGFET designs, the full depletion of the narrow fin 
makes VT setting and tuning with implantation challenging [25]. Additionally, the 
introduction of a large amount of doping in the fin makes the device vulnerable to 
variations in fin width. For these reasons, work function tuning with metal gate is 
imperative for setting the VT in MuGFET devices.  
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D. Source/Drain Series Resistance  
For the 22 nm technology node, fin widths less than 10 nm will be required to 
maintain effective SCE control as discussed in Section 1.3(A). It has been reported that 
source/drain series resistance (REXT) increases dramatically with the scaling of fin 
widths [26]. This results in very high REXT in narrow fin devices, which will limit the 
competitiveness of the MuGFET design over planar transistor designs. The increase in 
REXT will also restrict strain-induced performance enhancements as REXT becomes a 
larger fraction of the total transistor resistance. Ultimately, further device performance 
enhancement will be limited by the dominance of REXT. Hence solutions must be 
developed to arrest the increasing dominance of REXT on total transistor resistance.  
 
1.4 Concept of Source/Drain Series Resistance  
The magnitude of a transistor drive current is determined by a series 
combination of the transistor channel and source/drain (S/D) series resistances (i.e. 
external resistance). The combination of these two resistance components constitute to 
the total resistance of a transistor given by  
        RTotal = RCh + REXT,      [1.1] 
where RTotal is the total resistance, RCh is the channel resistance and REXT is the external 
resistance (or S/D resistance) as shown in Figure 1.4. With the aggressive downscaling 
of gate length LG and the introduction of various strain engineering techniques, RCh has 
been reduced dramatically to a point where REXT begins to dominate the total resistance 
of a transistor [27]. REXT is projected to be comparable to RCh at the 22 nm technology 
node [28]. This implies that beyond the 22 nm technology node, device performance 





Fig. 1.4  Schematic representation of the channel resistance (RCh) and the source/drain 
resistances (REXT) of a transistor, where REXT = RSource + RDrain. The total resistance of the 
transistor is the summation of these resistance components. It is clear that REXT  will dominate 
the total resistance of a transistor, if RCh is reduced dramatically with strain 














Fig. 1.5  General evolution of device designs evolving from the classical bulk planar to the 
ultra-thin body fully-depleted SOI and the three-dimensional MuGFET structure. Data were 
obtained from ITRS 2008 [29]. 
Gate 
Source Drain 
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In addition, the imminent adoption of the MuGFET designs in future 
technological nodes as shown in Figure 1.5 will further aggravate the REXT issue 
especially in devices with (110) fin sidewalls [30] and ultra-narrow fins [26]. Hence, it 
is inevitable that REXT will ultimately limit the drive current performance of a transistor, 
if solutions to alleviate the increasing dominance of REXT are not found.  
A. Components of the Transistor External Resistance  
Figure 1.6 shows that device REXT can be divided into three separate resistance 
components: (1)  S/D extension resistance (RSDE), (2) deep S/D resistance (RDSD), and 
(3) contact resistance at the contact-semiconductor interface (RCSD). The contribution 
of these resistance components to device REXT  [31] is shown in Figure 1.7. It is clear 
that RCSD contributes to almost 40 % of total REXT. A simple first order estimation of 










Fig. 1.6  Cross sectional schematic of a transistor showing the various components of 
resistances that contribute to device REXT. It is clear that REXT = 2 × ( RCSD + RDSD + RSDE).  
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Fig. 1.7 Relative contributions of the various components of resistances to device REXT as a 
function of gate length LG taken from Ref. [31]. It is clear that RCSD contributes close to 40 % 
of REXT.  
Assuming an ideal box-like profile, the RSDE component in the extension region 
can be expressed as 




LR = ,     [1.2] 
where ρSDE is the extension region resistivity, LSDE is the extension length, W is the 
channel width and Xj is the junction depth. Similarly, the RDSD component can be 
expressed as  







= ,      [1.3] 
where ρDSD is the resistivity of the deep S/D region, LDSD is the lateral diffused length 
of the deep S/D region, XjDSD is the junction depth and TSi is the thickness of Si 
consumed during silicidation.  
 11 
Contact resistance (RCSD) depends on the contact resistivity (ρc), the sheet 
resistance of the S/D region Rsd, the width WC, and length LC, of the contact hole and 
the transfer length LT (i.e. distance over which current travels from the diffusion region 
into the contact). This is given by the equation found in Ref. [32]: 



















.                   [1.4] 
Figure 1.7 shows the relative contributions of the different components of resistance to 
REXT as a function of gate lengths (or technology nodes) [31]. It becomes obvious that 
RCSD contributes ~ 40 % to the total fraction of device REXT.  
Solutions to minimize this contribution will be crucial for the adoption of MuGFET 
designs in future technological generations. This is because device operation in 
MuGFETs relies on the use of narrow fins. Therefore drive currents will be severely 
degraded if provisions are not made to minimize REXT. In addition, the silicidation of 
these narrow fins to maintain low sheet resistance at the S/D region, will result in high 
RCSD and possibly dominate the REXT component in the MuGFET design [26]. For the 
widespread adoption of the MuGFET design in future CMOS technological generations, 
innovative S/D contact solutions (or options) must be developed to alleviate the 
concerns of increasing REXT associated with the use of these narrow fins for enhanced 
electrostatic control.  
One potential solution to reduce REXT  in MuGFETs is the modification of the hole and 
electron barrier height of the contact material to the S/D regions. As seen in equation 
[1.4] it is evident that RCSD correlates strongly to ρc which is given by  






















ρ ,                                           [1.5] 
 12 





























































-3) PInf = 3x10
19
 
Fig. 1.8  Dependence of contact resistivity on hole and electron barrier heights plotted as a 
function of different active interfacial dopant concentration for N- and P-type Si.  
where ΦB is Schottky barrier height, h is the Planck’s constant, N is the doping 
concentration in the semiconductor, m* the effective mass for holes, and εs the 
permittivity of the semiconductor. It becomes intuitive that a reduction in ΦB will 
result in a corresponding reduction of ρC  due to its exponential dependence on ΦB. 
This is clearly demonstrated in Figure 1.8, which shows a strong dependence of ρc on 
the corresponding hole or electron barrier heights. 
1.5 Objectives of Research 
The objectives of this research are to address the S/D contact challenges for 
REXT engineering in nanoscale MuGFETs. Emphasis is placed on developing novel 
materials and process technologies to arrest the escalating dominance of device REXT in 
MuGFET designs. An extensive evaluation of contact technology options across a host 
of S/D junction technologies such as silicon, silicon-germanium and silicon:carbon is 
undertaken to minimize device REXT. Ultimately the achievement of enhanced device 
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performance in MuGFETs forms the underlying motivation of this work. The results of 
this research will assist in the assessment of contact technology options in MuGFET 
designs for the 22 nm technological generation and beyond.   
1.6 Thesis Organization  
The main issues discussed in this thesis are documented in 4 chapters. In 
Chapter 2, different contacts options are developed for the silicon (Si) junction 
technology. First, the Schottky barrier S/D contact technology option was explored for 
integration in MuGFETs. Improved process integration solutions were identified in this 
chapter through detailed material analysis. A successful integration of this technology 
with new materials in aggressively scaled MuGFETs is demonstrated. This chapter 
also introduces the concept of metal alloy with low work function elements 
incorporated in nickel silicide (NiSi) for electron barrier engineering (ΦBN) in Si 
junction technology. This concept forms the basis for the different NiSi-based 
exploratory contact technologies developed in the latter chapters. The mechanism for 
the effective reduction of ΦBN is also clarified. Additional insights on the application 
of this new concept into MuGFETs with doped Si S/D junctions and dopant segregated 
Si S/D junctions are discussed.  
Chapter 3 concentrates on the development of contact options for silicon-
germanium (SiGe or Si1-yGey) junction technology. It utilizes the metal alloy concept 
developed in Chapter 2 for hole barrier height (ΦBP) engineering. However, a high 
work function element such as platinum (Pt) was incorporated into NiSi instead as a 
low ΦBP is desired for Si1-yGey junction technology. This chapter further investigates 
the compatibility of pure Pt contacts to Si1-yGey for device integration. Extensive 
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material and device analysis were performed to affirm the effectiveness of these Pt-
based technologies for ΦBP engineering.  
In Chapter 4, we examine the characteristics of a new material, nickel 
silicide:carbon (NiSi:C) and established that it is compatible to silicon:carbon (Si:C or 
Si1-yCy) as a contact material. We also showed for the first time that carbon-induced 
ΦBN lowering is scalable to higher percentages. In order to gain optimum performance 
in devices with Si1-yCy stressors, we extended the concept of metal alloy to NiSi:C 
contacts for ΦBN engineering. Insights into the development of this modified NiSi:C 
material, which incorporates dysprosium in its matrix is discussed. Impact of this new 
material on device characteristics is also presented.    
Technology demonstrations in the preceding chapters evaluates contact options 
for either Si, SiGe or Si:C junction technologies independently. This means an 
integration solution for these contact options will require a dual contact metal 
integration scheme for a CMOS process. This could possibly be costly and complex 
for high-volume manufacturing. Hence in Chapter 5, a new concept is proposed to 
realize the control of ΦBN and ΦBP concurrently with a single contact metal for CMOS 
application. Here, we exploit the mechanism of sulfur segregation with silicidation to 
engineer the ΦBN of a contact material, which has an intrinsically low ΦBP. The 
compatibility of this approach was verified with device demonstrations.  
The seminal contributions of this thesis and future directions in the field of S/D 
contact engineering are summarized in Chapter 6. 
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The geometrical scaling of complementary-metal-oxide-semiconductor 
(CMOS) devices as we approach the 22 nm node and beyond faces immense 
technological challenges to sustain Moore’s law. One such challenge is the 
increasingly large percentage contribution of the source/drain external series resistance 
(REXT) to the transistor total resistance (RTotal) [1]. It is projected that device 
performance could ultimately be limited by REXT beyond the 22 nm node [2]. To 
further extend CMOS device performance beyond the 22 nm node, REXT needs to be 
reduced. REXT in devices with silicon (Si) junctions can be reduced with the engineering 
of Schottky-Barrier Heights (SBH) at the semiconductor-silicide interface. Hence, 
SBH engineering is deemed to hold great promise for extending the performance limits 
of CMOS devices.  
In this chapter, new materials and process technologies for contact engineering 
in Si source/drain (S/D) junction technology are explored. Section 2.2 investigates the 
process concept and development for a complementary pair of multiple-gate field-
effect-transistors (MuGFETs) with Schottky-barrier S/D. This device demonstration 
features ytterbium- and platinum-based contacts to develop new process technologies 
to integrate low SBH contacts in MuGFETs. Section 2.3 features N-channel MuGFETs 
(N-MuGFETs) integrated with a new S/D contact material developed in this work. 
This was achieved with a new process concept of metal alloy for SBH engineering. 
Section 2.4 summarizes the key results in this technology demonstration.  
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2.2 Complementary MuGFETs with Ytterbium and Platinum Contacts 
2.2.1 Device Concept and Fabrication  
A. Schottky-Barrier Source/Drain Technology 
The distinction between Schottky-barrier (SB) S/D technology and doped S/D 
technology is the interface between the S/D region and semiconductor substrate. In SB 
S/D technology a finite SBH exists for electron and hole emissions to the conduction 
and valence band, respectively. In contrast, the mechanism for hole and electron 
emissions is via tunneling for doped S/D technology. The fundamental operating 
principle of a SB S/D device is illustrated in Figure 2.1 with the example of hole 
emission to the valence band for P-channel field-effect-transistors (pFETs). Figure 
2.1(a) shows the Fermi level alignment for the source and drain silicide contacts to the 
Si bandgap when the device is in the “OFF” state. The resulting SBH is approximately 
0.22 eV for holes and 0.90 for electrons for the case of PtSi contacts. In the “ON” state 
shown in Fig. 2.1(b) the total current at the source (IS) is the sum of hole emissions 
over the barrier (thermal emission current ITH) and the current emission through the 
barrier (thermionic field emission and field-emission current). For simplicity, 
thermionic field emission and field-emission current is expressed as a single 
component of current and referred as field-emission current (IFE). IS can be expressed 
with the classical thermal-emission theory [3] 















,                                     [2.1] 
where A*is the Richardson constant, A is the contact area, T is the temperature, ΦB is 
the barrier height and V is the applied bias. For the tunneling IFE component, it is 
explained qualitatively with the following. When a low electric field (E-field) is 
present at the source contact, there is no IFE and IS can be approximated to that of ITH.  
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ΦBP = 0.22 eV
VG = VD = 0 V
ΦBP = 0.22 eV




Fig. 2.1  Energy band-diagrams for pFETs with Schottky-barrier S/D technology featuring 
platinum silicide. (a) Device in the “OFF” state and (b) Device in the “ON” state.  
Conversely, as the E-field increases at the source, IFE increases rapidly, while 
remains ITH constant. In the “ON” state as shown in Fig. 2.1(b), a large E-field is 
present at the source side below the gate electrode. This results in IS being dominated 
by IFE. For this reason, SB devices are often referred as field-emission devices in the 
“ON” state in the literature. 
B. Device Fabrication  
N- and P-channel MuGFETs with polysilicon gates were fabricated on 200 mm 
silicon-on-insulator (SOI) substrates with 40 nm thick Si film [i.e. fin height (HFin) = 
40 nm] on a 140 nm buried oxide layer. Active regions with fin widths (WFin) of 30 nm 
were defined using 248 nm lithography, resist trimming, and reactive ion etching. A 2 
nm sacrificial oxide was grown on the fin sidewalls to repair plasma etching damages. 






LG = 25 nm 
BOX 
WFin = 30 nm 
 
Fig. 2.2  SEM micrograph of a completed MuGFET structure with 25 nm gate length LG 
before S/D metal silicidation process. The device features 30 nm WFin and ~ 8 nm wide spacers.  
100 nm of polysilicon was deposited as the gate electrode material, which was 
subsequently implanted, activated and etched. SiN/SiO2 composite spacers with a 
spacer width of ~ 8 nm were formed to ensure sufficient proximity between the S/D 
silicide and the channel region. Figure 2.2 shows the scanning electron microscopy 
(SEM) micrograph of a completed device structure.  
C. Ytterbium and Platinum Silicidation Process  
Ytterbium (Yb) film of 40 nm and Hafnium nitride (HfN) film of 50 nm were 
then deposited sequentially by e-beam evaporation. HfN was used as a capping layer to 
prevent the oxidization of ytterbium during ex-situ annealing. Yb S/D silicidation 
process was completed with a one-step rapid thermal annealing (RTA) at 360oC for 30 
s. The HfN capping layer and unreacted Yb on the isolation/spacer regions were 
sequentially and selectively removed by wet etch in dilute hydrofluoric acid (HF:H2O 
= 1:100) and dilute nitric acid (HNO3:H2O = 1:20), respectively, at room temperature. 
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20 nm thick platinum (Pt) film was deposited by e-beam evaporation. The S/D 
silicidation process was completed with a one step RTA at 400 oC for 60 s. Unreacted 
Pt on the isolation/spacer regions were selectively removed by wet etch in dilute aqua 
regia (HCl:HNO3:F:H2O = 3:1:1) at approximately 120 oC. 
2.2.2 Ytterbium Silicide (YbSi1.8) Process Development 
A. Process Concept  
Ytterbium silicide (YbSi1.8) was shown to possess the lowest electron barrier 
height (ΦBN ) achieved for a silicide on Si and showed good device characteristics for 
N-channel bulk planar transistors [4].  However, a process-induced gap was employed 
as isolation between the gate and S/D to overcome the issue of the highly reactive 
ytterbium metal reacting with the isolation/spacer regions [i.e. SiO2 and SiN] to form 
an undesirable conductive YbSixOy layer [5]. 
 To avoid the reaction of Yb with the SiO2 isolation or the SiN spacer, we 
speculate that the driving force for the reaction has to be minimized. This relates to the 
change in the Gibbs energy, i.e. ∆G = ∆H - T∆S, where ∆H is the enthalpy of 
formation, ∆S is the change in entropy, and T is the temperature. ∆G must be negative 
for a reaction to occur.  The smaller the absolute value of ∆G, the higher the reaction 
barrier becomes, and the less likely the reaction. Hence, we believe that a significant 
reduction in the silicidation temperature would decrease the absolute value of ∆G 
appreciably, and increase the barrier energy for the formation of YbSixOy.  
In this work, YbSi1.8 formation temperatures were drastically reduced to 
identify a suitable process window [i.e. minimize the absolute value of ∆G] to 
demonstrate a self-aligned YbSi1.8 formation process compatible with current CMOS 
processing. Figure 2.3(a) shows the X-ray diffraction (XRD) spectra of YbSi1.8 formed 
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on p-doped Si substrates at different RTA temperatures. It was found that all peaks 
observed in the temperature range of 320 – 360oC correspond to the hexagonal YbSi1.8 
phase. None of the peaks underwent any observable change with increased RTA 
temperature. This indicates that RTA at 320oC for 30 s is sufficient to form a well-
crystallized hexagonal YbSi1.8 phase. The improved formation temperature is about 
300oC lower than the temperature used in Ref. 4. This provides ease of integration by 
permitting the use of conventional CMOS compatible SiO2 isolation and SiN spacer 
materials. In Figure 2.3(b), sheet resistance measurements performed at different RTA 
temperatures for YbSi1.8 films confirms the formation of the low resistance phase at 
320 oC. The decrease in sheet resistance from 118 Ω/square to 36 Ω/square 
corresponds to phase transformation from Yb/Yb2O3 at 300oC to YbSi1.8 at 320oC, 
observed in XRD measurements. The calculated resistivity of YbSi1.8 is 66 µΩcm. 





























































Fig. 2.3  All films were annealed in a one step RTA process in N2 ambient. (a) XRD spectra 
for Yb films formed at different RTA temperatures. YbSi1.8 is observed to form at temperatures 
greater than 320 oC. CuKα was employed as the x-ray source. (b) Sheet resistance curve for 
YbSi1.8 as a function of RTA temperatures. The dramatic reduction of sheet resistance at 320 
oC concurs with the formation of YbSi1.8 observed in Fig. 2.3(a). 
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B. Electron Barrier Height of Ytterbium Silicide 
In this chapter, ΦBN of YbSi1.8 was determined with activation energy 
measurement. When V >> kT/q, equation [2.1] can be rewritten as  












,                         [2.2] 
where A is the area, A* is the Richardson constant, T is the temperature, ΦB is the 
barrier height, n is the ideality factor and V is the applied voltage. Over a limited range 
of temperature around room temperature, the value of A* and ΦB are essentially 
temperature independent. Hence, for a constant forward bias voltage, the slope of ln 
(I/T2) versus 1/T yields the electron barrier height for YbSi1.8. Figure 2.4(a) shows the 
I-V characteristics for YbSi1.8/p-doped Si Schottky-barrier contacts measured at 
different temperatures ranging from 298 to 358 K.  
 















































n = ~ 1.02
ΦB
P
 = ~ 0.82 eV
ΦB
N
 = ~ 0.30 eV
V = -0.1 V
(a) (b) 
 
Fig. 2.4  (a) Temperature dependent I-V curves measured on YbSi1.8/p-doped Si Schottky 
contacts from 298 K to 358 K (b) Plot of ln (I/T2) versus 1/T for YbSi1.8/p-doped Si Schottky 
contacts at a forward voltage of -0.1 V. Linear line fitting was performed on the experimental 
data points to generate the “best fit” trend line to extract the ΦBP and calculate ΦBN. 
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From the plot of ln (I/T2) versus 1/T for a forward bias voltage of 0.1 V, an 
effective hole barrier height (ΦBP) of 0.82 eV was obtained. The ideality factor was 
determined to be close to unity [i.e. n = 1.02]. Here in this work, an implicit 
assumption was made in the determination of the ΦBN, neglecting the contributions of 
Fermi-level pinning or metal-induced gap states, if any. We assumed that the sum of 
ΦBN and ΦBP heights is approximately equal to the band-gap of Si (Eg = 1.12 eV). With 
this assumption, we extracted the ΦBN value of 0.3 eV, which compares well with 
values reported in the literature [4].  
2.2.3 Device Characterization: N-MuGFETs with YbSi1.8 contacts 
 Figure 2.5 shows a cross-sectional transmission electron (TEM) micrograph of 
a 25 nm LG N-MuGFET fabricated with slim spacers. YbSi1.8 contacts were formed on 











Fig. 2.5  Cross-sectional TEM micrograph of 25 nm LG N-MuGFET featuring YbSi1.8 
Schottky-barrier S/D contacts. The TEM micrograph was taken in a plane perpendicular to the 
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VD = 1.1 V
 
Fig. 2.6  (a) ID – VD and (b) ID – VG characteristics of 25 nm LG N-MuGFETs featuring YbSi1.8 
Schottky-barrier S/D contacts. Good device yield were achieved, and electrical characteristics 
from a typical device is shown here.  
 Figure 2.6(a) shows the ID – VD characteristics of a device with LG of 25 nm for 
N-MuGFETs featuring featuring YbSi1.8 as Schottky-barrier S/D contacts. A good 
drive current of 241 µA/µm was achieved at VD = VG – VT = 1 V for a channel width 
defined to be 2HFin. The drive current obtained is comparable with the state-of-the-art 
Schottky-barrier S/D devices. However, the SBH between the source and channel 
needs to be reduced further for better performance. Simulation studies suggest that a 
barrier height of 0.06 – 0.1 eV will be required for Schottky-barrier S/D technology to 
be competitive with transistors with doped S/D [6]. Nevertheless, the reduced sub-
linear behavior at low drain voltages and a comparatively good drive current obtained 
suggests that YbSi1.8 contacts are suitable for integration as Schottky-barrier S/D 
contacts. The ID–VG characteristics of the same device is shown in Figure 2.6(b) with 
an Ion/Ioff ratio of 104 at VD  = 1.1 V. The device also exhibits well-behaved 
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characteristics with a subthreshold swing (SS) of 125 mV/decade and drain-induced 
barrier lowering (DIBL) of 0.26 V/V. The high threshold voltage of 0.5 V can be 
adjusted to a lower value by using a metal gate electrode with a mid-gap work function. 
The considerable short-channel effects (SCEs) observed for these devices are mainly 
attributed to the large gate dielectric thickness and the non-optimized fin width 
dimensions (WFin = 30 nm) used in this work for double-gate MuGFETs. A WFin of 
2LG/3 or less would be more desirable [7] to reduce the high subthreshold swing of 125 
mV/decade to a range of ~80 - 90 mV/decade. For Wfin = 30 nm, MuGFETs with LG > 
45 nm (3WFin/2) would have good SS, but devices with LG > 45 nm were not fabricated 
in this work. Polysilicon gate doping and the suppression of gate depletion effect is 
more challenging due to the fin topography, and there could be local degradation of 
SCEs in MuGFETs with undoped fins due to insufficient doping at the bottom corners 
of the gate electrode [8]. For further improvement, reduced WFin, reduced gate 
dielectric thickness, and/or the introduction of a metal gate electrode should be 
considered. 
2.2.4 Platinum Silicide (PtSi) Process Development 
A. Process Concept  
 Platinum silicide (PtSi) has been the topic of numerous publications in the last 
two decades as PtSi has one of the lowest ΦBP to Si [9], [10]. Good device 
characteristics have also been demonstrated for PtSi when integrated as Schottky-
barrier S/D contacts in planar devices [11], [12]. Recently, PtSi has also been 
investigated for use as metal gate electrode in pFETs [13].  
 In this work, devices are integrated with PtSi S/D technology. It must be noted 
that technology demonstration in this section features two different gate electrodes. 
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First, devices with polysilicon gate and PtSi Schottky-barrier S/D contacts are 
investigated to evaluate the compatibility of PtSi S/D technology in MuGFET 
architectures. Second, devices are further integrated with a fully-silicided (FUSI) PtSi 
metal gate electrode and PtSi Schottky-barrier S/D contacts concurrently in a single 
step to realize a high performance P-MuGFET device.  
 To selectively form different PtSi phases in a single step requires the design of 
different Pt-to-Si (Pt:S) film thickness ratios. In this work, the Pt:Si ratios of 1:1 and 
2:1 was selected for investigation. Figure 2.7(a) shows the formation of PtSi and Pt3Si 
for the ratios of 1:1 and 2:1, respectively. This enables the selection of a required 
silicide phase for an optimal threshold voltage control as Pt-rich phases are reported to 
have a higher work function than PtSi phases [13].  
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Fig. 2.7  (a) XRD spectra show the formation of PtSi and Pt3Si for different Pt:Si thickness 
ratios of 1:1 and 2:1. (b) C-V curves for Pt3Si/Al2O3 and PtSi/SiO2 capacitors show similar VFB 
values. This suggests possibly a relaxation of the Fermi-level pinning on high-κ dielectric.  
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Integration of PtSi phases with higher work function as gate electrode for pFETs 
counteract the effects of Fermi-level pinning at the high-κ gate dielectric interface. It 
was reported that increasing Pt content in PtSi shifts the flat-band voltage (VFB) of a 
PtSi/HfO2 towards that of PtSi/SiO2 [14]. A similar effect was observed in our work as 
shown in Figure 2.7(b). The capacitance-voltage (C-V) curves exhibit comparable VFB 
for PtSi/SiO2 and Pt3Si/Al2O3 gate stacks suggesting the relaxation of Fermi-level 
pinning with Pt-rich phases.   
B. Hole Barrier Height of Platinum Silicide 
The ΦBP of PtSi was determined to be 0.86 eV with current-voltage (I-V) 












kT 2*ln ,       [2.3] 
where A is the area, A* is the Richardson constant, T is the temperature, ΦB is the 
barrier height and IS is the source current (or saturation current). 
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Fig. 2.8  I-V characteristics of a PtSi/n-doped Si Schottky contact measured at room 








2.2.5 Device Characterization: P-MuGFETs with PtSi contacts 
Figure 2.9 shows a cross sectional TEM micrograph of a 29 nm LG P-MuGFET 
with a polysilicon gate, 10 nm spacers, and PtSi contacts on the gate, source and drain 
regions. The ID – VG characteristic of a typical device with LG of 29 nm for P-
MuGFETs featuring PtSi S/D contacts is shown in Figure 2.10(a). The device exhibit 
good SS values of ~ 101 mV/decade and DIBL of 0.26 V/V values. Figure 2.10(b) 
shows the ID – VD characteristics for the same device with a drive current of 214 
µA/µm achieve at VD = VG – VT = 1 V for a channel width defined to be 2HFin for the 
double-gate architecture. Though the drive current obtained is comparable with the 
state-of-the-art Schottky-barrier S/D devices, Figure 2.10(b) clearly shows that device 
performance is limited by REXT. This is attributed to the lack of overlap of the PtSi 
contact to the channel region (Figure. 2.9). For further device improvement an 
enhanced lateral encroachment of PtSi toward the channel region is needed. This can 
be achieved through the deposition of a thicker Pt metal and/or higher and longer 
silicidation temperature and time.  
10 nm SiN
Spacer










Fig. 2.9  Cross sectional TEM micrograph of a 29 nm LG P-MuGFET device with 10 nm 
spacers, and PtSi contacts on the gate, source and drain regions. 
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Fig. 2.10  (a) ID – VG and (b) ID – VD characteristics of 29 nm LG P-MuGFETs featuring 
featuring PtSi Schottky-barrier S/D contacts. Good device yield were achieved, and electrical 
characteristics from a typical device is shown here.  
2.2.6 Further Performance Optimization: P-MuGFETs with Metal Gate 
 One of the technological challenges confronting the adoption of MuGFETs in 
high-volume manufacturing is metal gate workfunction engineering. In this section, we 
investigate the feasibility of a concurrent integration of PtSi contacts and Pt3Si FUSI 
metal gate on Al2O3 high-κ in P-MuGFETs to extend the performance limits of the 
polysilicon devices fabricated in Section 2.2.5 
 It is reported that chemical stability of Pt-rich silicides is unstable in dilute aqua 
regia, which is the only wet etchant solution for Pt. This proves to be a process 
integration challenge for the concurrent integration of PtSi S/D contacts and Pt3Si 
metal gate electrodes in P-MuGFETs for further device optimization. The aim of this 
section is to develop an alternative approach to achieve a fully self-aligned process for 
Pt-based S/D contacts and metal gate electrode in P-MuGFETs.  
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Fig. 2.11  I-V characteristics of line patterns of PtSi and Pt3Si treated with aqua regia at 80 oC. 
(a) PtSi line formed with a single step anneal in N2 (b) Pt3Si line formed with a single step 
anneal in N2, and (c) Pt3Si formed with a two-step anneal, first in N2 and followed by O2.  
A. Process Concept 
Line patterns of PtSi and Pt3Si were formed in a single annealing step in N2 
ambient for Figure 2.11(a) and (b). A dilute aqua regia solution heated to 80 oC was 
used to remove any unreacted Pt. I-V measurements revealed that PtSi lines survived 
the etch [Fig. 2.11(a)] and has a sheet resistivity (ρsheet) of 28 µΩcm. In contrast, Pt3Si 
lines were removed [Fig. 2.11(b)] with the etch process evident from the “infinitely” 
high ρsheet value. To overcome the chemical instability of Pt-rich silicides in dilute aqa 
regia, we introduced an O2 anneal step [15] after metal silicidation to our process. This 
modified process recovered the ρsheet value for Pt3Si and gives a comparable ρsheet to 
that of PtSi [Figure 2.11(c)]. This indicates that Pt3Si lines become chemically stable 
against dilute aqua regia with the additional O2 processing step. 
 
ρsheet = 28 µΩcm 
ρsheet = 6925 µΩcm 
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Fig. 2.12  Cross sectional schematic show the modified process technology developed in this 
work. (a) Formation of Pt3Si FUSI gate and PtSi S/D contacts. (b) The additional O2 anneal 
after the metal silicidation. (c) The oxidation step passivates the surface of the FUSI Pt3Si gate. 
(d) The sacrificial oxide layer on the surface of Pt3Si protects the metal from the selective etch. 
In our modified process, the additional O2 anneal after metal silicidation 
protects the Pt3Si metal from the aggressive etch rates of dilute aqua regia [Figure 
2.12]. Our approach is based on the different heats of formation for SiO2 and PtO. For 
SiO2, ∆H = - 70 kcal/g at., which is much larger than that for PtO at ∆H = - 8.5 kcal/g 
at. [16]. It is clear from the distinctively different heat of formation values, Si will 
predominately be oxidized when annealed in oxygen ambient. This results in the 
formation of a protective SiOx later on the surface of Pt3Si [Figure 2.12(b) – (c)], 
which will protect the Pt3Si metal from the dilute aqua regia solution. This enables the 























Fig. 2.13  Cross sectional TEM micrograph of P-MuGFET with 27 nm LG FUSI Pt3Si metal 
gate on Al2O3 and PtSi Schottky-barrier S/D contacts. (b) High-resolution TEM micrograph of 
the FUSI-Pt3Si/Al2O3 interface.  
B. Device Characterization  
Figure 2.13(a) shows the cross-sectional TEM micrograph of a 27 nm LG P-
MuGFET fabricated with our modified process. It clearly shows the successful 
formation of the FUSI Pt3Si metal gate electrode and PtSi S/D contacts in a self-
aligned manner.  High-resolution TEM further reveals the excellent FUSI Pt3Si-Al2O3 
interface with no evidence of Pt penetration into the gate dielectric [Figure 2.13(b)].  
The ID – VG characteristic of the device is shown in Figure 2.14(a). The device 
shows a good SS value of ~ 148 mV/decade and DIBL of 0.12 V/V. Fig. 2.14(b) shows 
the ID–VD characteristics for the same device with a drive current of ~291 µA/µm at 
VDS = VGS - VT = 1V. Channel width is defined to be 2HFin. When compared to 
polysilicon gated devices in Section 2.2.5. The devices fabricated in this section with 
FUSI Pt3Si metal gates exhibit ~ 22 % enhancement in saturation drain current (IDsat). 
We attribute the higher IDsat for FUSI Pt3Si device to the elimination of the gate 
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Fig. 2.14  (a) ID – VG and (b) ID – VD characteristics of 27 nm LG P-MuGFETs featuring FUSI 
Pt3Si metal gate and PtSi Schottky-barrier S/D contacts. It must be noted that an adjustment in 
LG was made for the comparison of device performance to that of polysilicon gated P-
MuGFETs.  
2.3 N-MuGFETs with Nickel Aluminide Disilicide Contacts 
2.3.1 Process Concept  
A. Electron Barrier Height Engineering with Low Work Function Alloy Elements 
In this section, we proposed a new process concept for engineering the ΦBN of 
NiSi, which we referred to as metal alloying. This concept incorporates low work 
function elements into NiSi during metal silicidation process. To evaluate the metal 
alloy concept, various low workfunction elements representing different classes of 
elements in the periodic table were selected for evaluation. The elements selected from 
three different classifications of metals; “transition metals”, “lanthanide metals”, and 
“other metals”. The elements were Erbium (Er), Ytterbium (Yb), Titanium (Ti), and 
Aluminum (Al). Table 3.1 summarizes the intrinsic work function values [17], [18] 
and the classification of these elements in the periodic table.  
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Table 2.1  Summary of key parameters for the elements selected to engineer the ΦBN of NiSi in 
our proposed concept of metal alloying.  
 
B. Metal Silicidation Process with the Addition of Low Work Function Elements 
Substrate cleaning prior to metallization consists of a hydrofluoric acid solution 
HF:H2O [1:100] dip for 60 seconds for both blanket Si wafers. The low work function 
alloy elements were incorporated into the nickel (Ni) film during the sputter deposition 
process. The ratios for the deposited films (i.e. Ni and alloy elements) were controlled 
by adjusting the respective Ni and alloy elements deposition rate and time. The total 
film thickness was kept at 15 nm. The silicidation process was completed with a single 
step anneal at 550 oC for 30 seconds to form the different Ni-based silicides. To 
complete the self-aligned silicidation process, selective metal wet etch was performed 
to remove any unreacted Ni and/or alloy elements with a dilute nitric acid solution, 
comprising of HNO3:H2O [10:1] at room temperature for 90 seconds. 
C. Impact of Alloy Elements on NiSi Resistivity  
NiSi resistivity can be altered significantly with the addition of low work 
function alloy elements. This is evident from the plot of resistivity (ρ) as a function of 
annealing temperatures ranging from 400 oC to 750 oC in Figure 2.15 for the different 
films evaluated. The different NiSi alloy films hereafter will be referred as Ni[M]Si, 
Contact   C lassification in the Periodic Table   Work Function (eV)  
Ytterbium  Lanthanide Metal  2.59   
Erbium  Lanthanide Metal  3 .12   
Titanium  Transition Metal  4.33   
Aluminum  Other Metal  4.17     
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where M = Yb, Er, Ti and Al for discussion. The impact of the selected alloy elements 
on ρ performance of NiSi films is an important consideration in the development of a 
new contact material. As one of the key function of a contact material is to maintain 
low sheet resistances at the S/D regions of a transistor. Our data in Figure 2.15 reveals 
that ρ gradually improves with increasing annealing temperatures for the Ni[M]Si 
films and thereafter remains stable from 500 oC to 700 oC.  Among the films evaluated, 
Ni[Al]Si has the lowest ρ values of ~ 23 µΩcm at 550 oC. An added advantage of 
alloying low work function elements into NiSi is observed in Figure 2.15, which is the 
enhancement of ρ stability at temperatures greater than 650 oC.  It is known that ρ of 
NiSi degrades at elevated annealing temperatures due to the formation of nickel 
disilicide (NiSi2) and/or morphological instability through grain boundary grooving 
and agglomeration [19].  

























Fig. 2.15  Evolution of ρ with temperature for the different Ni[M]Si films. It clear that the 
addition of low workfunction alloy elements has an impact on NiSi ρ. Ni[Al]Si is shown to 
have the lowest ρ among the Ni[M]Si. 
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Although Ni[Al]Si has the lowest ρ among the Ni[M]Si candidates investigated, it is 
still clearly higher than that of pure NiSi at ~ 14 µΩcm [19]. The increase is attributed 
to impurity scattering with the incorporation of Al atoms in the NiSi crystal lattice. 
This implies that Ni[Al]Si contacts will degrade transistor performance when 
integrated as S/D contacts. However, it must be noted that contact resistivity (ρC) 
contributes a larger fraction of the total S/D resistance (i.e. REXT) of a transistor 
compared to ρ (or sheet resistance) in state-of-the-art transistors [1]. This indicates that 
ρC is a more important criterion in the selection and development of new S/D contact 
materials to reduce REXT. Nevertheless, a suitable trade-off between ρ and ρC  should be 
made to gain maximum performance benefits from the development of novel S/D 
contacts to reduce ΦBN.  
D. Impact of Alloy Elements on NiSi Electron Barrier Height  
ΦBN for the different Ni[M]Si contacts investigated were determined by the I-V 
method first described in Section 2.2.4(B). The measured I-V characteristics are shown 
in Figure 2.16(a). It is clear that conductivities for electrons become higher with the 
addition of these low work function alloy elements. This implies that the barrier for 
electron emissions in NiSi has been reduced with the incorporation of these alloy 
elements. Figure 2.16(b) summarizes the extracted ΦBN values for the different 
Ni[M]Si contacts. This plot gives clear evidence that the addition of alloy elements in 
NiSi is indeed effective for reducing the ΦBN from 0.65 eV for NiSi contacts to 0.41 
eV for Ni[Al]Si contacts. We found that the magnitude of ΦBN reduction shows either 
a weak or non-existence dependence on the intrinsic work function value of the 
incorporated alloy elements. The largest reduction in ΦBN obtained was for that of 
Ni[A]Si contacts, which is not what we have expected. 
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Fig. 2.16  (a) Reverse-biased I-V characteristics of NiSi and Ni[M]Si contacts on n-doped Si. It 
is obvious that Ni[Al]Si contacts have the highest electron current among the Ni[M]Si 
candidates, which suggests the realization of a low ΦBN. (b) Summary of extracted ΦBN for the 
different Ni[M]Si contacts.  
E. Mechanism for the Reduction of  Electon Barrier Heightt 






























Fig. 2.17  SIMS profiles show the elemental distribution of the different alloy elements in NiSi 
after silicidation at 550 oC. Al was found to be distributed homogenously in the NiSi film. In 
contrast, the other alloy elements were found mostly on the surface of NiSi.   
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Secondary ion mass spectrometry (SIMS) was used to examine the elemental 
distribution of the different alloy elements in NiSi to clarify the mechanism for ΦBN 
reductions. Analysis was performed in the positive scan mode with cesium as the 
primary ion at 1 keV at an incidence angle of 45o. The SIMS depth profiles were 
obtained after metal silicidation at 550 oC. It is evident in Figure 2.17 that Al is 
distributed homogenously in the bulk NiSi after NiSi formation. In contrast, elemental 
profiles for the elements of Ti, Er, and Yb revealed inhomogeneous distribution in the 
bulk with the elements mainly found on the surface of NiSi. Two possible mechanisms 
are proposed to explain the observed profiles: (1) dominant diffusing species during 
silicidation and (2) differences in electronegativities of the alloy elements. Ni is known 
to be the dominant diffusing species in the interaction of Ti, Er, Yb and Si [20]. This is 
consistent with our results showing the segregation of Ti, Er and Yb to the surface of 
NiSi. The second mechanism relates to the difference in electronegativities of the alloy 
elements.  Recent studies have shown that elements with low electronegativity values 
will tend to react with oxygen atoms in oxide due to its negative heat of formation [5]. 
This is in good agreement with our results as the more reactive (i.e. more negative heat 
of formation) elements of Ti, Er, and Yb are found on the surface of NiSi acting as 
oxygen getters. We explain our results with the following argument. Elements, which 
are more reactive, tend to diffuse towards the NiSi surface where oxygen atoms are 
abundant. Additionally, Al being a fast diffuser in Si and does not form a silicide 
enables Al atoms to remain in the bulk NiSi region to alter the intrinsic ΦBN of NiSi.  
Our proposed mechanism is similar to that for Al induced gate workfunction 
modulation [21]. We attribute the reductions in NiSi ΦBN with the addition of Ti, Er, 
and Yb to structural and/crystal modifications of NiSi [22] as these elements were not 
found in the bulk of NiSi.   
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2.3.2 Nickel-Aluminum-Silicon Process Development  
 With the encouraging results obtained in the preceding sections for Ni[Al]Si 
contacts. Here, we concentrated on developing this contact material further for 
integration in N-MuGFETs.  
 First, we examine the effect of increasing Al concentrations on the ΦBN of 
Ni[Al]Si to identify an optimum Al concentration to achieve maximum ΦBN reduction.  
We varied the Al concentration in Ni[Al]Si by adjusting the thicknesses of the 
deposited Al and Ni films. Al concentration was determined by a combination of 
Rutherford backscattering (RBS) and SIMS to be 5, 10, 14, 20, 33, 51 and 60 atomic 
percent (at.%). The left-axis of Figure 2.18 plots the extracted ΦBN for different Al 
concentrations. As indicated on the plot, Al concentrations of 10, 14, 17, and 20 at. % 
in Ni[Al]Si contacts give rise to ΦBN  of 0.62 eV, 0.56 eV, 0.53 eV, and 0.41 eV, 
respectively. It is evident that increasing Al concentrations in Ni[Al]Si contacts results 
in a monotonically decreasing ΦBN for NiSi from 0.65 eV to 0.41 eV for Ni[Al]Si 
having an Al concentration of 20 at.%. In contrast, sheet resistance values for Ni[Al]Si 
increases dramatically from 7 Ω/square to 70 Ω/square for Al concentrations greater 
exceeding 20 at.%. This abrupt increase in sheet resistance is associated with the 
formation of voids in Ni[Al]Si due to Al-induced agglomeration at 550 oC. The onset 
of early agglomeration is explained from the perspective of maximum Al solid 
solubility in Ni[Al]Si. The limiting composition for the solid solution of Al in Ni[Al]Si 
was reported to be 25.7 at.% at 550 oC [23]. This implies that Al concentrations 
exceeding 25.7 at.% could accelerate the onset of Ni[A;]Si agglomeration. This is 
possibly due the penetration of Al precipitates into Si during the silicidation reaction 
leading to the severe grain boundary grooving and the formation of voids in the 
Ni[Al]Si film as shown in Figure 2.19.  
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Fig. 2.18  ΦBN and sheet resistance performance for Ni[Al]Si contacts as a function of Al 






Fig. 2.19  Cross sectional TEM image reveals that the addition of Al concentration exceeding 
20 at. % accelerates the onset of agglomeration. This is evident from the severe grain boundary 
grooving and formation of voids in Ni[Al]Si formed at a low formation temperature of 550 oC.  
Figure 2.20 plots the depth profiles for NiSi and Ni[Al]Si contacts containing 
Al concentrations of 10 and 20 at.%. It is clear from the plots that the magnitude of 
ΦBN reduction in Ni[Al]Si is strongly dependent on the amount of incorporated Al. The 




































Fig. 2.20  SIMS depth profiles for (a) NiSi, (b) Ni[Al]Si, Al = 10%, and (c) Ni[Al]Si, Al = 
20% after annealing at 550 oC. 
Al was found to distribute in varying amounts in the bulk and also segregate at 
the Ni-Si interface. The extracted ΦBN for Ni[Al]Si with 20 at. % Al is 0.41 eV. This 
value is higher than that for pure Al at ~ 0.07 eV and lower than that for pure NiSi at ~ 
0.65 eV. This suggests that the reduction of ΦBN for Ni[Al]Si is probably due to the 
modification of NiSi metal work function achieved with the addition of a lower work 
function metal such as Al.  
A. Phase and Structure of Nickel-Aluminum-Silicon  
In order to gain a more in-depth perspective of the material developed in the 
preceding sections. RBS was used to study the phase and crystal structure of this new 
contact material [i.e. Ni[Al]Si with 20 at.% Al]. Measurements were performed with 
helium (He+) as the primary ion at 1 MeV. RBS revealed that the Ni[Al]Si forms a 
homogenous NiSi2-xAlx layer after metal silicidation at 550 oC for an as-deposited Al 
concentration of 20 at.%. Hereafter, we refer this film as NiSi1.80Al0.20. It was further 
revealed that NiSi1.80Al0.20 exhibits an epitaxial relation with Si(001).  
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Fig. 2.21 RBS spectra for NiSi2-xAlx films collected with the He+ ion beam (a) ⊥ (90o) to the 
film in the (001) axis and (b) 4o off the (001) axis. 
To determine the structure of NiSi1.80Al0.20, the film was analyzed with 
different incident beam angles. In Figure 2.21(a) the film was analyzed at an incidence 
angle of 90o with respect to the Si(001) axis. It is obvious that a dip in the intensity of 
the Ni signal was observed. This is indicative of He+ ions channeling through the film 
without scatter due to the perfect alignment of the lattices of NiSi1.80Al0.20 and the 
underlying Si(001) substrate. In contrast, when the film was analyzed at an incidence 
angle of 4o off the Si(001) axis, the previously observed dip in the Ni signal is not 
present. This implies that channeling was suppressed giving us evidence that 
NiSi1.80Al0.20 has an epitaxial relation with the underlying Si(001).  
Figure 2.22 shows the cross-sectional TEM micrograph of NiSi1.80Al0.20. It is 
clear from TEM that the disilicide phase has formed due to the presence of the 
distinctive pyramidal-shaped interface [24]. High resolution TEM micrograph (inset) 
reveals an atomically flat NiSi1.80Al0.20/Si interface. It is reported that the lattice 









Fig. 2.22 Cross-sectional TEM shows the formation of pyramidal shaped NiSi2-xAl interface 
Inset: High resolution TEM reveals an atomically flat NiSi1.80Al0.20/Si interface.  
2.3.3 Device Fabrication and Characterization  
A. Device Fabrication  
Device fabrication flow is similar to that of Section 2.2.1 but devices in this 
section employ the doped S/D technology. Figure 2.23 summarizes the key fabrication 
process steps. The devices were fabricated on 200 mm SOI substrates with 45 nm thick 
Si film and a 140 nm buried oxide layer. P-well and threshold voltage (VT) implants 
were performed and activated at 950 oC for 30 seconds. WFIN down to 30 nm were 
defined using 248 nm lithography, resist trimming, and reactive ion etching. Gate 
oxide consist of a 3 nm thick SiO2. Polysilicon was deposited as gate material followed 
by gate implant and activation. LG down to 35 nm were obtained with gate patterning, 
photoresist trimming and etching. After the S/D extension implant, spacers were 
formed. Deep S/D implant was performed with phosphorous at a dose of 2 × 1015 cm-2 
at 10 keV.  The S/D regions were then activated at 950 oC, 30 seconds to form N+/P 
junctions. Metal silicidation was then performed. All devices in this work were probed 
at the silicide level.  
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P-well and VT adjust
Fin Pattern and Etch
SiO2 Gate Oxidation (3 nm)
Poly-Si Deposition 
Gate Pattern and Etch
S/D Extension and Spacer Formation
S/D Implant and Activation @ 950 oC, 30 s









Fig. 2.23  Process flow employed in the fabrication of N-MuGFETs in this section. Inset 
shows the key features of a completed N-MuGFET structure prior to metal silicidation. 
B. Impact of aluminum on NiSi N+/P junctions 
To assess the suitability of NiSi1.80Al0.20 contacts for device integration, we 
evaluated the characteristics of N+/P junctions formed with NiSi and NiSi1.80Al0.20. 














































Fig. 2.24  (a) Cumulative distribution of the junction leakage currents for NiSi and 
NiSi1.80Al0.20 N+/P junctions. b) Typical NiSi1.80Al0.20 N+/P junction characteristic. 
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The cumulative distribution of the junction leakages are plotted in Figure 2.24(a) for 
comparison. The results show an appreciable increase in leakage current for 
NiSi1.80Al0.20 contacts but within an acceptable range. This increase could be due to the 
non-optimized NiSi1.80Al0.20 silicidation process conditions. Figure 2.24(b) shows a 
typical N+/P junction formed with NiSi1.80Al0.20 with well-behaved I-V characteristics. 
This implies that NiSi1.80Al0.20 is suitable for device integration without compromising 
S/D junction leakage performance.  
C. Impact of Aluminum in NiSi on N-MuGFET  characteristics 
Figure 2.25 shows a cross sectional TEM micrograph of a 35 nm LG N-
MuGFET fabricated in this section for device integration. It features a polysilicon gate 
electrode with a composite spacer comprising of SiO2 and SiN. The S/D regions are 
formed with NiSi1.80Al0.20 contacts. The faceted feature observed at the silicide-channel 
interface is ascribed to the epitaxial relation of NiSi1.80Al0.20 with Si(001) in the (111) 
orientation.  
The ID – VG characteristics of two closely matched N-MuGFETs with LG of 35 
nm, and WFin of 40 nm are shown in Figure 2.26(a). A similar DIBL of 0.15 V/V and 
SS of 115 mV/decade were obtained for devices integrated with NiSi and NiSi1.80Al0.20 
contacts. This implies the addition of Al does not have a detrimental impact on the 
device transfer characteristics. From the plot of ID – VD in Figure 2.26(b), it is evident 
that devices with NiSi1.80Al0.20 contacts exhibit a 32 % enhancement in IDsat over 
control devices with NiSi contacts at the same gate over-drive of 1.2 V. The 
enhancement in IDsat is credited to the lower ΦBN of NiSi1.80Al0.20 contacts compared to 
NiSi. This reduces the contact resistivity and ultimately results in lower device REXT, 
















Fig. 2.25  Cross sectional TEM micrograph of a 35 nm LG N-MuGFET device with composite 
SiO2/SiN spacers, and NiSi1.80Al0.20  contacts on the gate, source and drain regions. 
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Fig. 2.26  (a) ID −VG characteristics of N-MuGFETs with NiSi and NiSi1.80Al0.20 contacts show 
comparable off-state currents, DIBL, and SS values. (b) ID−VD characteristics show a 32 % 
enhancement in IDsat performance for devices with NiSi1.80Al0.20 contacts compared to control 
devices with NiSi contacts.  
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2.3.4 Further Performance Optimization with Dopant Segregation  
A. Process Concept 
In recent technology developments, the integration of highly doped S/D 
junctions with the use of dopant segregation (DS) has realized high performance 
MuGFETs [25], [26]. This concept utilizes the “snow-plow” effect of silicidation to 
achieve a shallow region in the semiconductor that is super-saturated with dopants. 
The segregation of dopants in this highly doped region narrows the width of the energy 
bands (Figure 2.27), which leads to an increase in tunneling currents through the 
modified energy barrier. The narrowing of the energy barrier can be approximated by 
an “equivalent” triangular energy barrier as shown in the inset of Figure 2.27. Based 
on this approximation, it becomes intuitive that the use of a low ΦBN contact material 
increases the magnitude of tunneling currents. This is attributed to the narrower energy 
barrier width that electrons have to tunnel through. Thermionic emission is also 
enhanced due to the lower barrier that electrons have to surmount. Hence, we believe 










Fig. 2.27  Energy band diagram showing the narrowing of the energy bands with dopant 
segregation due to the presence of a super-saturated region of dopants. Inset shows the 
“equivalent” triangular energy barrier for the highly doped region.  
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B. Impact of aluminum on Dopant Segregation profiles 
Figure 2.28 shows the depth profiles for the segregation of arsenic (As+) atoms 
at the NiSi/Si interface after rapid thermal annealing at 550 oC for 30 s with different 
As+ implant doses. It is evident in Figure 2.28(a) that an abrupt peak As+ concentration 
of ~ 1 × 1020 As+ atoms/cm3 remains at the NiSi/Si interface for an implant dose of 1 × 
1015 As+ atoms/cm2. This highly doped region of segregated As+ atoms at the interface 
reduces the effective ΦBN of NiSi due to the narrowing of the energy bands [27]. 
Therefore, we have selected the implant dose of 1 ×1015 As+ atoms/cm2, which has the 
highest concentration of As+ atoms at the interface for the combinational approach 
with NiSi1.80Al0.20.  
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Fig. 2.28  (a) SIMS depth profiles for segregated As+ concentrations at the NiSi/Si interface for 
different implant doses. (b) Comparable As+ segregation profiles were attained for NiSi and 
NiSi1.80Al0.20. This implies that addition of Al does not influence the As+ segregation profile at 
the silicide – Si interface.  
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We compared the segregation behavior of As+ atoms at the interface for NiSi 
and NiSi1.80Al0.20 contacts to evaluate the effectiveness of NiSi1.80Al0.20 in realizing a 
super-saturated region of As+ atoms to engineer ΦBN. Figure 2.28(b) shows that the 
peak As+ concentration at the silicide-Si interface for NiSi and NiSi1.80Al0.20 are 
comparable. This implies the segregation behavior for As+ atoms is not modified with 
implementation of NiSi1.80Al0.20, leading us to postulate that further reduction of ΦBN is 
possible when these two approaches are combined for an additive reduction in ΦBN.  
C. Device Fabrication  
 The contact and transistor structure fabrication process flows are similar to that 
described in the preceding sections of this chapter. On substrates to be used for ΦBN 
extraction in dopant segregated devices, square shaped junctions with an area of 8100 
µm2 isolated with 400 nm field oxide were fabricated on bulk p-doped Si wafers, 
which received a shallow As+ implant of 1×1015 cm-2 at 5 keV through a 10 nm 
protective oxide liner and activated at 1000 oC for 1 s. Process simulation with 
TSUPREM IV estimates the As+ depth with activation to be approximately 15 nm.  
Substrate cleaning prior to metallization consists of a hydrofluoric acid solution 
HF:H2O [1:100] dip for 60 s. 15 nm thick Ni and Ni-Al films were then sputter-
deposited and subjected to a single-step silicidation process at 550 oC for 30 s to form 
NiSi and NiSi1.80Al0.20.  The final silicide thickness was selected to be well beyond the 
activated As+ layer to ensure that all dopants found at the silicide-silicon interface can 
be attributed to dopant segregation instead of implantation.  
 Transistors fabricated in this section follow the same process found in Section 
2.3.3(A). However, it must be noted that device technology in this section employs 11 
nm WFin and 40 nm HFin, 100 nm thick N+ polysilicon gate, and 3 nm of SiO2 as the 
gate dielectric. Figures 2.29 and 2.30 show the SEM and cross-sectional TEM of a N-
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MuGFET after gate patterning and a fully-silicided As-segregated NiSi1.80Al0.20 11 nm 
Si fin, respectively.  
 
LG = 80 nm 
100 nm 
FIB cut plane 
 
Fig. 2.29  Top down SEM view of an N-MuGFET after gate patterning. Device technology 








Fig. 2.30  Cross sectional TEM image of a fully-silicided As-segregated NiSi1.80Al0.20 fin with 
a WFin of 11 nm. FIB cut plane is indicated in Fig. 2.29. 
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D. Impact of As+ Segregation with Aluminum on Electron Barrier Height 
We investigated the effect(s) of combining NiSi1.80Al0.20 with As+ dopant 
segregation for a synergistic reduction of ΦBN with these two approaches. Figure 2.31 
shows the reverse-biased I-V characteristics for different contacts formed on p-doped 
Si measured at room temperature. It is evident that conductivities for holes became 
lower with the use of NiSi1.80Al0.20 contact technology. The extracted ΦBN for dopant-
free NiSi, dopant-free NiSi1.80Al0.20, As+ segregated NiSi and As+ segregated 
NiSi1.80Al0.20 contacts formed on p-doped Si are 0.65 eV, 0.42 eV, 0.229 eV and 0.133 
eV, respectively.  Here, we assumed that the sum of electron and hole barrier heights is 
approximately equal to the band-gap of Si. The effective ΦBN lowering attained for As+ 
segregated NiSi1.80Al0.20 contacts is attributed to: (1) As+ ion induced image force and 
enhanced tunneling currents and (2) enhanced thermionic-emission over the reduced 
energy barrier. 

























 As+ segregated NiSi
 As+ segregated NiSi1.80Al0.20
 
Fig. 2.31  Reverse-biased I-V characteristics of NiSi, NiSi1.80Al0.20, As+ segregated NiSi and 
As+ segregated NiSi1.80Al0.20 junctions on p-doped Si.  
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Table 2.2  Summary of hole barrier heights (ΦBP) and electron barrier heights (ΦBN) for the 
different contacts investigated in this section.  
 
 Figure 2.28(b) have shown that the concentration of dopants at the interface is 
similar for both As+ segregated NiSi and NiSi1.80Al0.20 contacts. This implies the low 
ΦBN of NiSi1.80Al0.20 contributes to the reduction of ΦBN in As+ segregated junctions. 
This indicates that the combination of these two approaches for ΦBN reduction are 
additive. This combinational approach increases carrier injection at the contact-
semiconductor interface with enhanced thermionic emission and tunneling currents. 
The reduction of ΦBN for these junctions indicates that As+ ions are likely to remain 
activated after the segregation process with NiSi1.80Al0.20. This agrees with ab-initio 
calculations for dopant redistribution at the silicide-silicon interface [28].  
E. Impact of As+ Segregation with Aluminum on N-MUGFET characteristics 
 As+ segregated NiSi1.80Al0.20 contacts were integrated into devices to ascertain 
the scalability of these contacts in the sub-15 nm WFin regimes where REXT is expected 
to dominate the transistor total resistance. Figure 2.32 plots the ID − VG curves for 
devices with 80 nm LG and 11 nm WFin integrated with As+ segregated NiSi and 
NiSi1.80Al0.20 contacts. The OFF-state (Ioff) current is significantly reduced for devices 
C ontact  ΦBP  (eV)  ΦBN   (eV)  
N iSi   0.47  0.65  
N iSi 1.80 Al 0.20   0 .71  0.4 1  
As +  segregated NiSi  0.89   0.2 3   
As +  segregated N iSi 1.80 Al 0.20   0.99   0.13   
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with As+ segregated NiSi1.80Al0.20 contacts at VD = 1.2 V and VG = -0.5 V.  This 
provides an Ion/Ioff figure-of-merit that approaches 1×105, with drive current Ion 
measured at VG = 1.2 V. The reduced Ioff current found in devices with As+ segregated 
NiSi1.80Al0.20 contacts compared to the control devices is attributed to the trapezoidal 
channel profile formed by the pyramidal shaped epitaxial NiSi1.80Al0.20 contacts, which 
is likely to suppress distribution of electrons far from the gate [29]. 
 Inset of Figure 2.32 shows the comparison of REXT extracted for the fabricated 
devices. REXT was extracted at a high gate overdrive fitted with a first-order 
exponential curve [30]. REXT were found to be 262 Ωµm and 208 Ωµm for As+ 
segregated NiSi and As+ segregated NiSi1.80Al0.20 contacts, respectively. This is 
represents a 21 % reduction in device REXT with the introduction of As+ segregated 
NiSi1.80Al0.20 contacts. In addition, REXT of N-MuGFETs with As+ segregated 
NiSi1.80Al0.20 contacts is estimated to be less than one tenth of that in N-MuGFETs 
with doped S/D junctions [25].   
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 As+ NiSi
 As+ NiSi1.80Al0.20
VD = 1.2 V
 
Fig. 2.32  ID − VG characteristics show comparable control of short-channel effects for the 
devices integrated with As+ segregated NiSi and NiSi1.80Al0.20 contacts. Inset shows the 











































































Drain Voltage VD (V)
 As+ NiSi 
 As+ NiSi2-xAlx
 ∆(VG - VT) = 0.2 V
 
Fig. 2.33  ID − VD characteristics show enhanced drive current performance for devices 
integrated with As+ segregated NiSi1.80Al0.20 contacts compared to control devices with As+ 
segregated NiSi contacts. 
 At 80 nm LG and 11 nm WFin, N-MuGFETs with As+ segregated NiSi1.40Al0.60 
contacts exhibit a 30 % enhancement in IDsat compared to control devices with As+ 
segregated NiSi contacts as shown in Figure 2.33. The enhancement in IDsat is 
attributed to the lower REXT and possibly enhanced injection velocity [31] in devices 
with As+ segregated NiSi1.80Al0.20 contacts. N-MuGFETs with As+ segregated 
NiSi1.80Al0.20 contacts also show well-behaved ID − VD curves at both the linear and 
saturation regimes. However, from a qualitative point of view, devices with As+ 
segregated NiSi1.80Al0.20 contacts still exhibit a slight but discernable flattening of the 
ID − VD curves at low VDS.  This effect is a clear signature of high REXT found in ultra-
narrow Si fins. For further scalability in sub 10 nm Si fins, S/D contacts with a lower 




In summary, new process technologies for S/D contact engineering in 
MuGFETs were investigated. We have fabricated 25 nm LG N-MuGFETs with 
Schottky-barrier S/D technology featuring YbSi1.8. The improved low temperature 
process yields a ΦBN of 0.30 eV and avoids the reaction of the highly reactive Yb 
metal with the isolation/spacer regions. Conversely, we have also fabricated 27 nm LG 
P-MuGFETs with FUSI and Schottky-barrier S/D technologies featuring Pt3S and PtSi, 
respectively. The oxygen-based anneal process developed in this work aids in the co-
integration of Pt3Si and PtSi in a single self-aligned process for P-MuGFETs. This is 
achieved by a selective formation of a SiOx based sacrificial layer only on the gate, 
source and drain contacts of the P-MuGFET due to significant differences in the heat 
of formation values for PtO and SiOx. Our results show that Schottky-barrier S/D 
technology is promising to reduce device REXT but for scalability beyond the sub 10 nm 
WFin, contacts with a lower intrinsic barrier than that of YbSi1.8 and PtSi have to be 
identified.  
Next, we demonstrated successfully that our proposed concept of metal alloy is 
feasible for NiSi ΦBN modification. This was achieved with the incorporation of low 
work function elements such as Yb, Er, Ti, and Al into NiSi during metal silicidation. 
We show that the addition of these elements can affect the formation and 
morphological stability of NiSi substantially. Most importantly, we found that the 
addition of Al into NiSi provided the best trade-off in terms of ρ and ΦBN modification 
to maximize device performance. The impact of varying Al concentrations in NiSi was 
also investigated to elucidate a relation between Al concentration in NiSi and the ΦBN 
of NiSi. This established the upper limits of Al concentration in NiSi for the maximum 
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reduction of ΦBN based on solid solubility considerations and this was determined to 
be NiSi1.80Al0.20. 
The integration of NiSi1.80Al0.20 as contacts in N-MuGFETs with doped S/D Si 
junctions gave rise to a 32 % enhancement in drive current performance compared to 
control devices with NiSi S/D contacts. This enhancement is attributed to the reduction 
in device REXT from the reduction of ΦBN with NiSi1.80Al0.20. We further assess the 
compatibility NiSi1.80Al0.20 with the DS concept to realize an ultra low ΦBN contact 
technology option. This combinational approach of NiSi1.80Al0.20 and DS results in a 
conduction band edge ΦBN of 0.133 eV. The integration of this combinational 
approach yields enhanced device performance over control devices with NiSi contacts. 
We show that the metal alloy concept with the incorporation of low work function 
elements in NiSi for ΦBN engineering is a viable approach to reduce REXT of 
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The geometrical scaling of complementary-metal-oxide-semiconductor 
(CMOS) devices as we approach the 22 nm node and beyond faces immense 
technological challenges to extend device performance enhancement. One effective 
method for extending P-channel field-effect-transistor (pFET) performance is the use 
of lattice-mismatched silicon-germanium (Si1-yGey or SiGe) source and drain (S/D) 
stressors [1] – [3] as shown in Figure 3.1. Due to the lattice interactions at the vertical 
Si1-yGey /Si heterojunction, a lateral compressive strain and vertical tensile strain are 
induced in the adjacent transistor channel region, which enhances hole mobility and 





























Fig. 3.1  Schematic of a transistor with SiGe S/D. Lattice interactions at the hetero-interfaces 
induces compressive strain in the channel region along the carrier transport direction [4]. 
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Hence, in recent technology developments, the integration of Si1-yGey S/D 
stressors has realized strained P-channel MuGFETs (P-MuGETs) with enhanced drive 
currents [5] – [8]. As a result, nickel germanosilicide (NiSiGe) has been evaluated 
extensively as contacts to Si1-yGey junction technology [9] – [11]. However, reduction 
of channel resistance with strain engineering, coupled with the narrow silicon (Si) fin 
dimensions of MuGFETs has accelerated the increasing dominance of external 
resistance (REXT). The morphological instability of NiSiGe due to agglomeration and 
germanium (Ge) out-diffusion is also a major concern [12]. Furthermore, the current 
trend of scaling germanium (Ge) content in SiGe towards higher concentrations [13], 
[14] for enhanced strain levels to further improve pFET drive current will exacerbate 
the above-mentioned challenges for contact technology options in Si1-yGey junction 
technology.   
As discussed in Chapter 2, engineering of the Schottky barrier height (SBH) 
between the metal silicide contact and semiconductor is a promising process concept to 
reduce REXT. This was demonstrated with the metal alloy concept, which incorporated 
low work function elements into NiSi for SBH engineering in Si junctions. The 
prospect of SBH engineering in Si1-yGey S/D junctions is equally important as over the 
past few technology generations, Si1-yGey junction technology has emerged as the 
standard approach for channel strain engineering in state-of-the-art transistors.  
In this chapter, we investigate the possibility of applying the metal alloy 
concept with high work function elements in Si1-yGey junction technology for SBH 
engineering. Among the high work function elements, platinum (Pt) has the highest 
work function value of 5.65 eV [15] and can be selectively etch in dilute aqua regia 
solution for a self-aligned process. Although the addition of a small amount of Pt in 
nickel [i.e. 5 to 10 atomic %] has been shown to form a more robust NiSiGe film [12], 
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these studies have been confined to materials exploration. Furthermore, the 
investigation of structural and electrical properties of nickel-platinum germanosilicide 
(Ni1-yPtySiGe or NiPtSiGe) over a wide range of Pt concentrations, and the integration 
of Ni1-yPtySiGe contacts in MuGFETs has never been reported to date. Section 3.2 
describes the process concept and evaluates the feasibility of integrating Ni1-yPtySiGe 
contacts in P-MuGFETs from both the materials and device characteristics point of 
view. Section 3.3 extends the process concept for Ni1-yPtySiGe further by forming pure 
platinum germanosilicide (PtSiGe) contacts for device integration. The key results of 
this chapter are summarized in section 3.4.   
2.4 P-MuGFETs with Nickel Platinum Germanosilicide Contacts.  
3.2.1 Process Concept and Device Fabrication  
To evaluate the proposed concept of metal alloying for Si1-yGey junction 
technology, various Pt concentrations were investigated. This modified concept differs 
from that in Chapter 2 by using Pt as the impurity element in NiSi during the metal 
silicidation process. This is because a lower hole barrier height (ΦBP) is needed for S/D 
junction technologies in pFETs.  
A. Substrate Fabrication   
Epitaxial Si1-yGey films were grown on Si by ultra-high vacuum chemical vapor 
deposition (UHVCVD). Ge concentration was determined to be 26 % in the as-grown 
Si1-yGey (i.e. Si0.74Ge0.26) film by high-resolution X-ray diffraction (HRXRD) in Figure 
3.2. The epitaxial Si0.74Ge0.26 layer was grown to a thickness of 100 nm on p-type 
eight-inch bulk (100) Si wafers for materials characterization. 
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Fig. 3.2  HRXRD spectra for as grown Si0.74Ge0.26 shows a well-defined SiGe satellite peak 
with a Ge concentration of 26 %. 
B. Contact Structures Fabrication  
 Two-terminal Schottky contact structures were fabricated to extract the 
Schottky barrier height of Ni1-yPtySiGe contacts. Fabrication of the contact structures 
began with thermal oxidation to form a 400 nm thick SiO2 on p-type eight-inch bulk 
(100) Si wafers. Photolithography and wet-etching were employed to define 80 µm × 
80 µm square-shaped contact windows in the SiO2. A cyclic etch-and-growth process 
was used to selectively grow a 100 nm thick undoped Si0.74Ge0.26 layer in each contact 
window. 
C. Transistor Fabrication 
 <110>-oriented P-MuGFETs were fabricated on 8-inch (100) silicon-on-
insulator (SOI) wafers in this work for technology demonstration.  Figure 3.3 (a) 
shows the process flow used in the fabrication of the P-MuGFETs with SiGe S/D.  The 
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SOI wafers were first thinned down to a thickness of ~ 45 nm using thermal oxidation.  
The SOI thickness determined the fin height (HFin) of the P-MuGFETs. The SOI layer 
then received a threshold voltage adjust implant comprising phosphorus at 20 keV and 
1×1013 cm-2, which was activated at 1000 oC for 30 s. A 60 nm thick SiO2 hardmask 
was deposited on the SOI wafers using plasma-enhanced chemical vapor deposition 
(PECVD). Optical lithography was used to define resist lines down to 120 nm. A 
plasma resist-trimming process was then used to trim the resist lines down to ~ 40 nm, 
which defines the fin width (WFin). These resist lines were then transferred to the SiO2 
hardmask with a reactive ion etch (RIE) process and subsequently transferred to the 
underlying SOI with a highly selective RIE Si etching process to define the fins. A 
gate stack comprising 3 nm SiO2 gate dielectric and 100 nm thick poly-crystalline Si 
(poly-Si) was used. The poly-Si gate was implanted with boron difluoride BF2 at an 
energy of 10 keV and a dose of 2 × 1014 cm-2 and activated at 950 oC for 15 s prior to 
gate patterning. The gate patterning process involved a similar resist and hardmask 
transfer steps to those used in the fin patterning process. S/D extension implant with 
BF2 at an energy of 8 keV and a dose of 3 × 1013 cm-2 was performed after deposition 
of a 10 nm thick PECVD SiO2 liner. A silicon nitride (SiN) spacer formation process 
with an optimized over-etch step was used to ensure the complete removal of SiN 
stringers around the S/D areas [Figure. 3.3(b)]. This enables SiGe S/D stressors to be 
formed around the fin for efficient stress coupling to the channel. Raised S/D 
comprising 50 nm thick epitaxial Si0.74Ge0.26 stressors were then selectively grown.  
S/D formation was completed with a 10 keV BF2 implant with a dose of 2 × 1015 cm-2, 
which was activated at 1000 oC for 5 s. S/D germanosilicidation was performed to 
form the contacts of NiSiGe, Ni1-yPtySiGe and PtSiGe [Figure 3.3(c)]. Process details 
of the formation of the contacts will be detailed in subsequent sections.   
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• Channel Implant
• Fin definition 
• Poly-Si/SiO2 (30Å) gate-stack formation
• Gate definition
• Source/Drain (S/D) extension implant
• Spacer formation with stringer removal
• Si0.74Ge0.26 Selective Epitaxy on S/D regions
• Deep S/D implant and activation
• Metal Deposition (Ni and Pt)
• Germanosilicide Contact Formation 
- 320 oC, 60 s
- 350 oC – 700 oC, 60 s 
• Selective Metal Etching












Fig. 3.3  (a) Process flow showing the key steps used in the fabrication of P-MuGFETs that 
were used for the integration of NiSiGe, and Ni1-yPtySiGe. (b) Plan-view SEM micrograph 
showing the complete removal of SiN stringers with the optimized over-etch step. (c) Cross-
sectional schematic view of the transistor structure employed in this chapter.   
3.2.2 Nickel Platinum Germanosilicide Process Development   
This section, reports the integration of Ni1-yPtySiGe contacts in P-MuGFETs for 
reduced REXT, enhanced film stability, and drive current performance. Ni1-yPtySiGe 
contacts with Pt concentrations up to 20 atomic % (at.%) were explored. We show that 
the addition of 10 at.% Pt into NiSiGe provides superior morphological stability and 
reduced ΦBP without a significant degradation in film resistivity. 
A. Germanosilicidation Process 
Substrate cleaning prior to the metal germanosilicidation process for Ni1-





at 80 oC for 60 s and a dilute hydrofluoric acid solution, HF:H2O [1:100] at 25 oC for 
60 s. 15 nm thick nickel (Ni) and nickel platinum (NiPt) films with Pt concentrations 
equal to 5, 10, and 20 at.% were sputter-deposited from alloy targets. All samples were 
subjected to a two-step rapid thermal anneal (RTA) process in nitrogen (N2) ambient 
[320 oC, 60 s followed by 350 – 700 oC, 60 s]. Selective wet etch was performed with a 
sulphuric-acid-hydrogen-peroxide [H2SO4:H2O2 = 4:1] solution at 120 oC for 60 s to 
remove any unreacted metal. The final germanosilicide thickness was estimated to be ~ 
30 nm by cross-sectional transmission electron microscopy (TEM) for both nickel and 
nickel-platinum films. This provides a germanosilicide-to-metal thickness ratio of ~ 2 
in agreement with previously published data [16].   
B. Impact of Platinum on NiPtSiGe Resistivity  
Figure 3.4 shows resistivity as a function of annealing temperature for the 
formation of Ni1-yPtySiGe. Resistivity (ρ) increases with increasing Pt concentration 
for Ni1-yPtySiGe formed with 350 – 450 oC RTA indicating that NiSiGe is superior to 
Ni1-yPtySiGe at typical back-end-of-line (BEOL) temperatures of ~ 450 oC. This also 
implies that outdiffusion and precipitation of Ge has not occurred at 450 oC, in 
agreement with published data [16]. However, it must be noted that contact resistivity 
contributes a larger fraction of the total resistance compared to ρ in state-of-the-art 
transistors [17] and therefore a more important criteria in materials selection to reduce 
REXT. The lower ρ of Ni1-yPtySiGe compared to NiSiGe when annealed from 500 – 700 
oC is attributed to the suppression of agglomeration and Ge out-diffusion [16]. The 
inset in Figure 3.4 clearly shows that the increase in ρ of ~ 44% for NiSiGe is absent in 
Ni1-yPtySiGe films due to its improved morphological stability with Pt addition. This is 
explained from a kinetic point of view, as grain boundary, interface, and surface 
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diffusions are important components in the agglomeration and Ge out-diffusion 
processes. The addition of Pt raises the melting temperature (TM) for Ni1-yPtySiGe as 
TM for PtSi and PtGe are 1230 oC and 1075 oC, respectively. These TM are significantly 
higher than those for NiSi (980 oC) and NiGe (860 oC) [18]. This implies a reduced 
rate of atomic diffusion for Ni1-yPtySiGe due to the stronger atomic bonding between 
atoms in materials with higher TM [19]. As a result, grain boundary, interface, and 
surface diffusions are much reduced, which suppresses the onset of thermodynamic 
equilibrium unless annealing temperatures are further increased. This leads to the 
improved morphological stability and the suppression of Ge out diffusion seen in Ni1-
yPtySiGe films [20]. An added benefit of Pt addition is the suppression of the rapid 
diffusion of Ni due to the tighter temperature range for the formation mono-
silicides/germanosilicides [20].  





























Fig. 3.4  Comparison of ρ as a function of annealing temperatures for NiSiGe and Ni1-yPtySiGe 
films. ρ reduces with increasing Pt concentration at temperatures above 600 oC. Inset clearly 
shows the superior ρ
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Fig. 3.5  I-V characteristics were measured at room temperature for NiSi and Ni1-yPtySiGe 
Schottky diodes formed on epitaxially grown SiGe on n-Si at 450 oC to simulate the typical 
BEOL temperatures of ~ 450 oC to demonstrate the robustness of the Ni1-yPtySiGe process. 
Well behaved I-V curves with stable and tightly distributed reverse currents were obtained for 
NiSiGe, Ni0.95Pt0.05SiGe, and Ni0.90Pt0.10SiGe diodes. The inset shows considerable scatter in 
the reverse currents measured for Ni0.80Pt0.20SiGe diodes.  
Table 3.1  Comparison of ΦBP, ΦBN, n, and ρ for NiSiGe and Ni1-yPtySiGe films formed at 450 
oC. ΦBP was extracted with the Schottky-Mott theory whereby the sum of electron and hole 
barrier heights is approximately equal to the band-gap of Si0.74Ge0.26 (Eg = 1.004 eV). The near 
unity ideality factors extracted in this work implies a non-degraded germanosilicide-Si0.74Ge0.26 
interface at 450 oC. 
 
Diodes ΦBP (eV)  ΦBN (eV) Ideality Factor (n) 
Resistivity (ρ) 
(µΩ⋅cm) 
NiSiGe 0.326 0.678 1.007 20.69 
Ni0.95Pt0.05SiGe 0.235 0.769 1.017 23.46 
Ni0.90Pt0.10SiGe 0.193 0.811 1.008 21.90 
Ni0.80Pt0.20SiGe 0.229 0.775 1.190 23.38 
 
 
























Figure 3.5 shows the current-voltage (I-V) characteristics for NiSiGe, 
Ni0.95Pt0.05SiGe, and Ni0.90Pt0.10SiGe Schottky diodes. The ΦBP and ideality factor (n) 
were extracted with the thermionic emission model [21] and are summarized in Table 
5.1. It is evident that increasing Pt content decreases ΦBP monotonically to a minimum 
of 0.309 eV for Ni0.90Pt0.10SiGe. This is attributed to the change in NiSiGe work 
function with Pt addition. It was observed that n increases with increasing Pt 
concentration. The observation of n equal to 1.190 for Ni0.80Pt0.20SiGe diodes, which is 
substantially larger than unity, implies the existence of Pt-related traps. This 
contributes to an increase in recombination currents and degrades the reverse current 
characteristics [inset of Figure 3.5], which will increase ΦBP. Our assertion is 
supported by the existence of a Pt-related electron trap level at 0.50 eV below the 
conduction band for nickel-platinum silicidation [22]. We attribute the formation of 
this Pt-related electron trap to the solid solubility limits of Pt in Ni0.80Pt0.20SiGe. In the 
absence of published data on the solid solubility limits of Pt in Ni1-yPtySiGe, we 
explain the presence of excess Pt qualitatively in accordance with the classical theory 
[23] for the formation of solid solutions [i.e. Hume-Rothery Rules]. It states that a 
solute and solvent must have: (1) similar lattice parameters (< 15% difference), (2) 
same crystal structure, and (3) similar electronegativities to form a solid solution. 
Although PtSi, PtGe, NiSi, and NiGe share the same crystallographic structure, the 
difference in lattice parameters for PtGe and NiGe is ~19 %. In addition, the difference 
in electronegativities for PtGe to NiSi and NiGe are ~13 % and 10 %, respectively 
[24]. This suggests that the formation of a quarternary solid solution for the full range 
of concentration is unlikely, especially at low formation temperatures of 400 – 500 oC. 
This concurs with recent reports on the low concentration of Pt found in NiSi and the 
aggregation of Pt on the surfaces of NiPtSi, and NiPtSiGe, which imply the existence 
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of a solid solubility limit of Pt in the Ni-Pt-Si-Ge system [16], [25], [26].  One can thus 
reasonably expect the presence of excess Pt to diffuse into SiGe and/or Si from Ni1-
yPtySiGe films to form electrically active traps when solid solubility limits are 
exceeded. Our results suggests that 20 at. % Pt exceeds the solid solubility limits for 
Ni1-yPtySiGe. For this reason, Ni0.90Pt0.10SiGe with its suitably low ρ and ΦBP was 
selected for further structural analysis prior to device integration. 
C. Impact of Platinum on NiPtSiGe Morphological Stability   
(e) 
(f) 






















Fig. 3.6  (a) – (d) Plan-view SEM micrographs showing the superior morphological stability of 
Ni0.90Pt0.10SiGe compared to NiSiGe. (e) – (f) Cross sectional TEM micrographs obtained for 
films annealed at 700 oC confirm the superior morphological stability of Ni0.90Pt0.10SiGe films. 
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Figure 3.6 compares the structural properties of NiSiGe and Ni0.90Pt0.10SiGe.  
SEM analysis indicates that addition of 10 at.% Pt suppresses NiSiGe agglomeration 
evident from the superior morphological stability of Ni0.90Pt0.10SiGe compared to 
NiSiGe in Figure 3.6(a) – (d). Cross-sectional TEM analysis confirms that 
agglomeration and formation of discrete NiSiGe islands [Figure. 3.6(e)] to be 
responsible for the drastic increase in ρ at 700 oC shown in Figure 3.4.  In contrast, 
Ni0.90Pt0.10SiGe exhibits a uniform and continuous germanosilicide layer at 700 oC 
[Figure 3.6(f)].   



























Fig. 3.7  (a) SEM plan-view of a P-MuGFET showing SiGe islanding on the S/D regions (b) 
SEM isometric-view of a P-MuGFET with conformal SiGe growth and morphology (c) Cross-
sectional TEM showing a typical transistor gate stack with a gate length LG of 150 nm.  The 
spacers are ~ 25 nm wide.  
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For the successful conformal growth of SiGe stressors on the transistor S/D 
regions, an over-etch process step is required to remove the SiN stringers surrounding 
the S/D islands. This is emphasized in Figure 3.7(a) and (b) where Figure 3.7(a) shows 
the occurrence of SiGe “islands” when the surface of the S/D regions were damaged 
from the use of an un-optimized over-etch step. In contrast, a conformal growth of 
SiGe with excellent surface morphology was attained through the use of an optimized 
over-etch step [Figure 3.7(b)]. The cross-sectional TEM micrograph of the completed 
P-MuGFET with Ni0.90Pt0.10SiGe contacts is shown in Figure 3.7(c). 
Figure 3.8 plots the ID − VD curves for P-MuGFETs integrated with NiSiGe and 
Ni0.90Pt0.10SiGe contacts. When compared at the same gate overdrive of 1.2 V, the 
drive current performance of devices with Ni0.90Pt0.10SiGe exhibits an 18 % 
improvement over P-MuGFETs with NiSiGe contacts. The improvement is attributed 
to the reduction of REXT and improved Ni0.90Pt0.10SiGe morphological stability. Similar 
subthreshold swing (SS) of 90 mV/decade and drain-induced barrier lowering (DIBL) 
of 30 mV/V for both devices suggests that their effective LG and WFin are comparable 
[Figure 3.9]. It also implies that addition of Pt does not degrade the short channel 
control of MuGFETs with Ni0.90Pt0.10SiGe contacts. REXT extracted at a high gate 
overdrive were fitted with a first-order exponential curve [27] to estimate device REXT 
and found to be 332 Ωµm and 282 Ωµm for NiSiGe and Ni0.90Pt0.10SiGe contacts, 
respectively. The addition of Pt reduces REXT  by ~15 % [Figure 3.9]. Coupled with the 
improved morphological stability [i.e. lower ρ], devices with Ni0.90Pt0.10SiGe contacts 
exhibit an overall drive current enhancement of 18 %. The 18 % drive current 
enhancement observed for a 15 % reduction in REXT  is attributed to the dominance of 
REXT on the performance of MuGFETs [27] and possibly beneficial silicide induced 
strain effects with the addition of Pt [28].  
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Drain Voltage VD (V)
 Ni0.90Pt0.10SiGe
 NiSiGe
|VGS - VT |= 1.2 V
 
Fig. 3.8  Device characteristics of a typical LG = 150 nm P-MuGFET integrated with NiSi and 
Ni0.90Pt0.10SiGe contacts formed at RTA temperature of 450 oC. The channel width is defined 
to be 2HFin + WFin.  ID-VD characteristics show enhanced drive current for P-MuGFETs with 
Ni0.90Pt0.10SiGe contacts with respect to the control devices.   





























VDS = -0.05 V





















Gate Voltage VG (V)
 
Fig. 3.9  Total resistance as a function of gate overdrive for the devices is indicated on the left-
axis. REXT was extracted from these curves at a gate overdrive of – 10 V. Comparable ID-VG 
characteristics for P-MuGFETs with NiSiGe and Ni0.90Pt0.10SiGe contacts were obtained. 
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2.5 P-MuGFETs with Platinum Germanosilicide Contacts 
2.5.1 Process Concept and Device Fabrication  
To extend the concept of ΦBP engineering, we evaluated the feasibility of 
employing pure PtSiGe as S/D contacts in device integration to exploit the intrinsically 
high work function value of Pt. In this section, we first focus on the formation and 
characteristics PtSiGe to develop a feasible PtSiGe process for subsequent device 
integration demonstration. The impact of integrating PtSiGe as S/D contacts on device 
characteristics is also discussed.    
 Device fabrication in this section follows a similar process flow described in 
section 3.2.1. Figure 3.10(a) shows the schematic of a typical transistor structure used 
in this section. Figure 3.10(b) reveals the excellent conformal growth of SiGe stressors 





















Fig. 3.10  (a) Schematic view of the MuGFET device with epitaxial SiGe and germanosilcide 
contacts. (b) Plan-view SEM of a MuGFET with conformal Si0.74Ge0.26 stressors formed on the 
S/D regions. The polycrystalline “beads” encompassing the top edge of the gate electrode was 
formed during the SiGe selective epitaxy process. Gate spacers were recessed with the over-
etch step when clearing the SiN stringers exposing the gate electrode during selective epitaxy.  
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2.5.2 Platinum Germanosilicide Process Development  
A. Germanosilicidation Process 
 In this section, blanket Si0.74Ge0.26 films, contact structures and transistors were 
all subjected to a cleaning step consisting of a hydrofluoric acid solution HF:H2O 
[1:100] dip for 60 s to remove native oxide prior to the germanosilicidation process. 
They were then loaded immediately into an electron-beam evaporation system 
operating at a base pressure of 1×10-7 Torr. 10 nm thick Pt films were evaporated for 
the formation of PtSiGe. For control contact structures, a 10 nm thick Ni film was 
deposited for the formation of NiSiGe. The deposited metal films were annealed at 450 
oC for 30 s in nitrogen to complete the germanosilicidation process. Unreacted Pt and 
Ni films were removed with a dilute aqua regia solution HCl:HNO3:H2O [3:1:1] and 
sulphuric-peroxide solution H2SO4:H2O2 [4:1], respectively. Aluminum with a 
thickness of ~ 200 nm was deposited on the backside of the wafers as the second 
contact terminal for the two-terminal Schottky contact structures. All measurements in 
this work were performed at the germanosilicide level.  
B. Sheet Resistance of PtSiGe 
 Figure 3.11 shows the sheet resistance (RS) curves for NiSiGe and PtSiGe films 
formed on undoped Si0.74Ge0.26 as a function of the annealing temperature. It is 
observed that stable RS values are achievable for both NiSiGe and PtSiGe in the 
temperature range of 400 – 600 oC. This stable and low formation temperature range 
provides a practical germanosilicidation process window for device integration. The 
higher RS obtained for PtSiGe compared to NiSiGe is attributed to the difference in 
metal resistivity for Pt and Ni [15]. Interestingly, PtSiGe was revealed to be more 
thermally stable than NiSiGe.  
 81 




























Fig. 3.11  Sheet resistance curves for NiSiGe and PtSiGe with similar thicknesses as a function 
of annealing temperature. Films were annealed under the same conditions.  
 This is evident from the absence of an abrupt increase in RS for PtSiGe in the 
temperature range of 600 – 700 oC [Figure 3.11].  The poor thermal stability of NiSiGe 
is attributed to the out-diffusion of Ge and agglomeration of NiSiGe at elevated 
annealing temperatures [10], [12], [29], [30]. This poor thermal stability results in the 
sharp increase in RS for NiSiGe at temperatures  600 oC. 
C. Surface Morphology of PtSiGe 
 To further explore the thermal stability of NiSiGe and PtSiGe films formed at 
elevated annealing temperatures. SEM was used to examine the surface morphologies 
of these two films [Figure 3.12(a) – (d)]. The SEM micrographs revealed that surface 
morphologies for NiSiGe and PtSiGe films formed at 600 oC are similar with a 
continuous surface layer [Figure 3.12(a) and (c)]. This is consistent with RS 
measurements obtained in Figure 3.11 at 600 oC for NiSiGe and PtSiGe. When the 
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temperature was increased to 700 oC, the surface morphologies for both films became 
considerably different. For NiSiGe formed at 700 oC, it is evident in Figure 3.12(b) 
that film coverage is compromised and no longer continuous due to agglomeration. 
The dark areas in the SEM micrograph were established to be exposed SiGe regions by 
energy dispersive spectroscopy. In contrast, a continuous surface was preserved for 
PtSiGe formed at 700 oC [Figure 3.12(d)]. However, the grain size for PtSiGe became 
larger with the increase in temperature. The separation of PtSiGe grain boundaries 
shown in Figure 3.12(d) suggests that the onset of agglomeration occurs at 700 oC for 
PtSiGe. Nevertheless, the combination of RS measurements and SEM imaging in this 
section clearly show that PtSiGe is superior to NiSiGe in terms of thermal and surface 
morphological stability.   
 NiSiGe  
RTA 600 oC 
NiSiGe  
RTA 700 oC 
PtSiGe  
RTA 600 oC 
PtSiGe  




Fig. 3.12  (a) – (d) Plan-view SEM micrographs showing the superior morphological stability 
of PtSiGe compared to NiSiGe when annealed at temperatures of 600 and 700 oC.  
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D. Phase Stability of PtSiGe 
 We have selected PtSiGe formed at 450 oC for further analysis based on the 
results from SEM imaging and RS measurement. Phase identification was obtained by 
X-ray diffraction (XRD) analysis with a 2θ interval from 27o to 50o as shown in Figure 
3.13(a). Several peaks are present in the spectrum indicating that the film is 
polycrystalline with a single phase of mono PtSiGe existing at 450 oC. The peaks were 
identified with the PtSi(hkl) notation for simplification. However, it must be noted that 
Ge forms a solid solution with PtSiGe and SiGe. HRXRD was also used to examine 
the impact of germanosilicidation on the underlying Si0.74Ge0.26 layer. The similar 
spectra obtained for the as grown Si0.74Ge0.26 and that of PtSiGe/Si0.74Ge0.26 shown in 
Figure 3.13(b) implies that the strain- and crystalline-states for Si0.74Ge0.26 remains the 
same.  





























RTA 450 oC 30 s


















Fig. 3.13  (a) XRD spectrum for PtSiGe formed at 450 oC for 30 s. A single mono PtSiGe 
phase was obtained. (b) HRXRD spectra for as grown Si0.74Ge0.26 and PtSiGe/Si0.74Ge0.26 show 
a similar well-defined SiGe satellite peak indicating that strain- and crystalline-states were 
maintained with Pt germanosilicidation.   
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E. Hole Barrier Height of PtSiGe 
 Based on the thermionic-emission theory, the I-V characteristics of a Schottky 
junction can be expressed by 















.                                         [3.1] 
In this section, ΦBP of PtSiGe was determined with activation energy measurement. 
When V >> kT/q, equation [1] can be rewritten as  












,                         [3.2] 
where A is the area, A* is the Richardson constant, T is the temperature, ΦB is the 
barrier height and V is the applied voltage.  


















T = 233 K





















ΦBP = 0.215 eV 
 
Fig. 3.14  (a) Temperature dependent I-V curves measured on PtSiGe/Si0.74Ge0.26 contacts. (b) 
Richardson plot of forward currents for PtSiGe/Si0.74Ge0.26 contacts at a forward voltage of 0.1 
V. Linear line fitting was performed on the data points to generate the “best fit” trend line to 
extract the ΦBP. Inset shows the contact structure used in the extraction of ΦBP. 
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 Over a limited range of temperature around room temperature, the value of A* 
and ΦB are essentially temperature independent. Hence, for a constant forward bias 
voltage, the slope of ln (I/T2) versus 1/T yields the ΦBP for PtSiGe. In this work, I-V 
curves were measured on contact structures by varying the measurement temperature 
from 233 K to 313 K as shown in Figure 3.14(a). ΦBP was then extracted from the 
Richardson plot shown in Figure 3.14(b) and determined to be 0.215 eV. The extracted 
ΦBP for PtSiGe is comparable to the lowest obtained to date for PtSi and represents a 
34 % reduction in ΦBP with respect to NiSiGe [31].  
F. Selective Removal of Pt for a Self-Aligned PtSiGe Process 
From a practical standpoint, a self-aligned process is imperative for forming 
contacts in the transistor S/D regions for device integration. Owing to its noble metal 
properties, Pt is only soluble in the aqua regia (AR) solution, HCl:HNO3:H2O [3:1:1].  


























Fig. 3.15  Evolution of PtSiGe sheet resistance values as a function of etching time in aqua 
regia solution. The surface morphology of PtSiGe is maintained even after a 5 mins etch time 
in aqua regia solution (inset). 
 PtSiGe  
Etch Time = 5mins 
Process Window 
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For this reason, the solubility of PtSiGe has to be lower (i.e. more stable) than that of 
Pt in the AR solution to achieve a self-aligned process. To check the stability of 
PtSiGe in the AR solution, samples were immersed into the solution for different etch 
times and analyzed with SEM imaging and RS measurements. Figure 3.15 clearly 
shows that RS for PtSiGe remains stable for up to 5 mins in the AR solution. SEM 
imaging (inset of Figure 3.15) concurs with RS measurement showing a smooth PtSiGe 
surface after 5 mins of immersion in the AR solution. An appreciable increase in RS is 
seen when the etching time exceeds 5 mins, indicative of the onset of PtSiGe removal 
(i.e. etching of the PtSiGe film by AR). The dramatic increase in RS at 12 mins seen in 
Figure 3.15 suggests the complete removal of PtSiGe. From these results, we 
established that PtSiGe is stable in AR solution for an etch time of ≤ 5 mins. This 
allows for the selective removal of Pt to achieve a self-aligned PtSiGe process. 
G. Mechanism for Enhanced Surface Morphology of PtSiGe 
 The major driving forces for the poor thermal stability of NiSiGe are the out-
diffusion of Ge from NiSiGe grain boundaries forming regions of SiGe with a higher 
Ge content [32] and film agglomeration. The out-diffusion of Ge in NiSiGe is driven 
by the more favorable heat of formation for NiSi at -45 kJ/mol compared to NiGe at -
32 kJ/mol [33]. The low melting point of NiSiGe is one of the driving forces for the 
agglomeration of NiSiGe [18]. To understand the origins for the enhanced thermal and 
morphological stability of PtSiGe, we examined the out-diffusion of Ge and 
agglomeration processes for PtSiGe. From a thermodynamics standpoint, the use of Pt 
should not influence the out-diffusion of Ge from a germanosilicide film. This is 
because the heat of formation for PtSi at -112 kJ/mol [34] is lower than that of PtGe at 
-91 kJ/mol [35].  
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 The higher melting point of PtSiGe compared to NiSiGe [18] implies a 
slower dissociation of Pt-Si and Pt-Ge bonds. This reduces the diffusivities of Pt and 
Ge. As a result, grain boundary and surface/interface diffusions will be retarded and 
agglomeration is suppressed. This can be understood from the perspective of atomic 
bonding between atoms as a higher melting point is indicative of stronger atomic 
bonding which inhibits grain boundary, surface and interface diffusions. Additionally 
the slower diffusivity of Pt compared to Ni also plays a role in the suppression of grain 
boundary grooving and growth [36]. The combination of these two mechanisms 
suppresses the agglomeration process resulting in the superior thermal and 
morphological stability of PtSiGe compared to NiSiGe.  
 
2.5.3 Device Characterization and Analysis 
 In this section, NiSiGe and PtSiGe contacts were integrated into P-MuGFETs 
for comparison and to evaluate the advantage(s) of forming low ΦBP contacts to pFETs.  
Figure 3.16(a) shows the ID – VG characteristics of a pair of closely matched devices 
with LG = 50 nm. It should be noted that LG in this work refers to as-designed values. 
The devices exhibit comparable SS of 100 mV/decade, DIBL of 74 mV/V, and OFF-
state leakage IOFF of 1 × 10-8 A/µm. This implies that PtSiGe contacts formed in the 
SiGe S/D regions of P-MuGFETs does not have a negative impact on transistor 
subthreshold characteristics. The ID – VD family of curves for the same pair of P-
MuGFETs were measured at gate overdrives (VG – VT) of 0 to 1.2 V in steps of 0.2 V 
as shown in Figure 3.16(b). It is obvious that P-MuGFET integrated with PtSiGe 
contacts exhibits enhanced saturation drive current IDsat over control P-MuGFET with 
NiSiGe contacts. This clearly established the applicability of PtSiGe contacts for P-
MuGFETs.  
 88 











LG = 40 nm
DIBL = 74 mV/V
SS = 100 mV/dec.


















Gate Voltage VG (V)
 NiSiGe
 PtSiGe
VD = -1.2 V
WFin = 40 nm 
 
























Drain Voltage VD (V)
 NiSiGe 
 PtSiGe
|VG - VT| = 1.2 V
 
Fig. 3.16  (a) ID – VG characteristics of P-MuGFET with NiSiGe and PtSiGe contacts. 
Comparable subthreshold swing and DIBL were observed. (b) ID – VD family of curves shows 
substantial IDsat enhancement for P-MuGFET device with PtSiGe contacts over the control 




 To assess the enhancement of IDsat in a statistical manner, we plotted the IOFF – 
IDsat characteristics for P-MuGFETs with NiSiGe and PtSiGe contacts in Figure 3.17. It 
is clearly shown that for a fixed IOFF of 1×10-7 A/µm, P-MuGFETs with PtSiGe 
contacts exhibit a statistical 21 % IDsat enhancement over P-MuGFETs with NiSiGe 
contacts. The IDsat enhancement in this work is ascribed to the lower ΦBP of PtSiGe 
compared to NiSiGe. We also plotted the distribution of SS and DIBL as a function LG 
for P-MuGFETs with NiSiGe and PtSiGe contacts to compare the short-channel effects 
(SCE). Figure 3.18(a) and (b) show that dependence of SS and DIBL, respectively, on 
LG, where SS and DIBL values increase with decreasing LG as expected. The fitted 
lines serve as visual guides to show that SS and DIBL are not degraded with the 
integration of PtSiGe S/D contacts.  Even at LG of 40 nm, respectable values of SS and 
DIBL values were achieved for devices with PtSiGe S/D, which indicates that SCE 
control is not compromised.  
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Fig. 3.17  IOFF – IDsat characteristics comparing the drain currents of P-MuGFETs with NiSiGe 
and PtSiGe contacts. A 21 % improvement in the IDsat at a fixed IOFF of 1×10-7 A/µm was 
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Fig. 3.18  (a) Dependence of SS on LG. (b) Dependence of DIBL on LG. Fitted trend line shows 
comparable SS and DIBL for the different LG. The generally higher DIBL values obtained for 
PtSiGe contacts could be due to minor differences in device gate lengths arising from device 
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Fig. 3.19  Plot of total resistance as a function of LG for P-MuGFETs with NiSiGe and PtSiGe 
contacts. The similar slope (dR/dLG) obtained for the MuGFET devices indicate that mobility 
is unchanged. The REXT for P-MuGFETs with NiSiGe contacts as expected is higher than P-
MuGFETs with PtSiGe contacts. Linear line fitting was performed on the data points to 
generate the “best fit” trend lines. 
 The IDsat enhancement seen in the ID – VD curves and IOFF – IDsat characteristics 
for P-MuGFET with PtSiGe S/D contacts is ascribed to the reduction in transistor REXT. 
We found that REXT for devices with NiSiGe and PtSiGe contacts are 674 Ωµm and 494 
Ωµm, respectively, as shown in Figure 3.19. The 27 % reduction in device REXT with 
the use of PtSiGe contacts is attributed to the low ΦBP of PtSiGe.   
 This is explained from the perspective of contact resistivity (ρC ) given by 






















ρ ,                                           [3.3] 
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where ΦB is the PtSiGe SBH, h is the Planck’s constant, N is the doping concentration 
in the semiconductor, m* the effective mass for holes, and εs the permittivity of the 
semiconductor. Linear approximations were used in the calculation of εs and m* values 
for Si0.74Ge0.26 in this work. The calculated values for εs and m* are 12.966, and 0.4354, 
respectively for Si0.74Ge0.26. Using these values and taking N = 1 × 1020 cm-3, we obtain 
ρC values of ~ 1.95 × 10-7 Ωcm2 for NiSiGe and ~ 3.58 × 10-8 Ωcm2 for PtSiGe. This 
improvement in ρC is associated to the 111 meV (or 34 %) reduction in ΦBP with the 
use of PtSiGe as ρC exhibits an exponential dependence on ΦB. This is a good 
approximation for ρC in the MuGFET devices as all other device parameters were kept 
constant in this work. The improvement in ρC will lead to a proportional reduction in 
contact resistance (RCON), which is expressed as  








.                                                  [3.4] 
Furthermore RCON has been reported to be a major contributor to REXT for MuGFET 
devices [27]. This ultimately results in the 27 % reduction in MuGFET device REXT as 
shown in this work (Figure 3.19). 
2.6 Summary 
We showed that the addition of Pt enhances NiSiGe morphological stability 
and reduces ΦBP to 0.309 eV for superior P-channel device operation. When compared 
to NiSiGe, Ni0.90Pt0.10SiGe contacts give rise to an 18 % enhancement in drive current 
performance. This is attributed to the suppression of agglomeration and Ge out-
diffusion, and reduced REXT (by 15 %) with the addition of Pt. We further explored the 
opportunity to utilize pure Pt to form PtSiGe contacts in the S/D regions for device 
integration. The material and electrical characteristics of these pure PtSiGe contacts 
 93 
were investigated extensively to ascertain its suitability for device integration. It was 
found that PtSiGe has a low ΦBP of 0.215 eV with superior thermal and surface 
morphological stability compared to conventional NiSiGe. The integration of these low 
ΦBP PtSiGe contacts in the S/D regions of P-MuGFETs achieves a 27 % reduction in 
device REXT compared to P-MuGFETs with NiSiGe contacts. This provides a statistical 
21% enhancement in IDsat. The higher IDsat was achieved while maintaining comparable 
SS and DIBL to that of NiSiGe contacts. This chapter clearly illustrates the potential of 
forming low ΦB contacts with Pt-based contacts in the S/D regions of a transistor to 
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The geometrical scaling of complementary-metal-oxide-semiconductor 
(CMOS) devices as we approach the 22 nm node and beyond faces immense 
technological challenges to extend device performance. One effective method for 
extending N-channel field-effect-transistor (nFET) performance is the use of lattice-
mismatched silicon:carbon (Si1-yCy or Si:C) source and drain (S/D) stressors [1] – [3] 
as shown in Figure 4.1. Due to the lattice interactions at the vertical Si1-yCy/Si 
heterojunction, a lateral tensile strain and vertical compressive strain is induced in the 
transistor channel, which enhances electron mobility and improves drive current.    
 
 
Fig. 4.1  Schematic of a transistor with Si:C S/D. Lattice interactions at the hetero-interfaces 
induces lateral tensile strain in the channel region along the carrier transport direction [2].  
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However, Si1-yCy stressors in the S/D regions of nFETs suffer from carbon-
induced dopant deactivation and increased S/D external series resistance (REXT). This 
compromises the performance benefits that can be derived from the deployment of Si1-
yCy S/D stressors. With the impending adoption of the multiple-gate field-effect-
transistor (MuGFET) architecture in future technological nodes, the REXT issue will be 
further aggravated as fin dimensions need to be aggressively reduced to control short-
channel (SCE) effects [4]. Although device and/or process optimizations [5], [6] have 
been explored for reducing REXT in planar nFETs with Si1-yCy stressors, a further 
reduction of REXT is desired to attain maximum performance enhancement benefits for 
narrow width devices with Si1-yCy stressors. One promising approach to reduce REXT 
further is through materials engineering, such as optimizing the S/D contact Schottky-
barrier height [7] − [14]. As a result, it is imperative that a suitable S/D contact 
material to Si1-yCy is first identified as this is currently lacking in the literature.  
In this chapter, we investigate the effects of 1.0 atomic percent (at.%) of carbon 
in Si1-yCy on the characteristics of nickel silicide (NiSi). This will establish the 
suitability of NiSi as a contact metal to Si1-yCy S/D stressors (hereafter referred as 
NiSi:C). Subsequently, we utilize the concept of metal alloy developed in preceding 
chapters for SBH engineering and applied it to NiSi:C. Section 4.2 summarizes the key 
process steps used in the fabrication of the device structures in this chapter and  
examines the effects of carbon (C) addition on the characteristics of NiSi:C. Section 
4.3 evaluates the effectiveness of the various lanthanide elements incorporated into 
NiSi:C for electron barrier height (ΦBN) engineering. Dysprosium (Dy), which was 
found to be the most effective lanthanide element for ΦBN engineering, was further 
investigated for integration in N-Channel MuGFETs (N-MuGFETs) with Si1-yCy S/D 
stressors. The results of this chapter are summarized in Section 4.4.  
 101 
4.2 Nickel Silicide Contacts on Si1-yCy Junctions 
4.2.1 Device Fabrication   
A. Substrate Fabrication   
Epitaxial Si1-yCy films were grown on Si by ultra-high vacuum chemical vapor 
deposition (UHVCVD) at 600 oC using methylsilane (CH3SiH3) and disilane (Si2H6) 
precursor gases in this work. Epitaxial Si0.99C0.01 layers with a thickness of 100 nm 
were grown on blanket p-doped eight-inch bulk (100) Si wafers. High-resolution X-ray 
diffraction (HRXRD) was performed on Si1-yCy/Si, and the (004) diffraction peaks are 
shown in Figure 4.2. Substitutional C concentration (Csub) was determined to be 1.0 % 
in the as-grown Si1-yCy  (or Si0.99C0.01) film.   





















Implant + Anneal 
 
Fig. 4.2  HRXRD spectra of an as-grown Si1-yCy layer (bottom) with 1.0 % Csub on Si substrate, 
and a Si1-yCy layer on Si substrate that received a post-epitaxial phosphorus implant (energy of 
15 keV and dose of 1×1015 cm-2) and anneal process (900 oC for 20 s). The Csub for the 
implanted and annealed Si1-yCy layer was 0.7 %.   
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B. Contact Structure and PN Junction Fabrication  
Two-terminal Schottky contact devices and N+/P junctions were also fabricated 
for studying Schottky barrier height and junction leakage current. Fabrication of the 
contact structures and PN junctions began with thermal oxidation to form a 400 nm 
thick SiO2 on p- and n-doped eight-inch bulk (100) Si wafers. Photolithography and 
wet-etching were employed to define 80 µm × 80 µm square-shaped contact windows 
in the SiO2.   





































Fig. 4.3  Cross sectional schematic diagrams showing the different junctions and the device 
structure fabricated in this work. (a) Schottky-junction with an undoped Si1-yCy region for the 
extraction of Schottky-barrier height. (b) N+/P junction with a Si1-yCy region and (c) control 
N+/P junction without a Si1-yCy region. (d) 3D schematic of the device structure showing the 
selective epitaxial raised Si1-yCy S/D stressors and metal silicided regions. The devices were 
formed on SOI substrates.   
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 A cyclic etch-and-growth process was used to selectively grow a 100 nm thick 
Si0.99C0.01 layer in each contact window. For the extraction of ΦBN, Si0.99C0.01 was 
grown on the n-doped (100) Si wafers to form undoped junctions as shown in Figure 
4.3(a). For the examination of junction leakage current, Si0.99C0.01 was grown on the p-
doped (100) Si wafers for the formation of N+/P junctions, the structure of which is 
shown in Figure 4.3(b). It should be noted that control N+/P junctions as shown in 
Figure 4.2(c), which did not go through the Si0.99C0.01 growth process, were also 
fabricated. All N+/P junctions received a boron implant (at energy of 25 keV and a 
dose of 5×1012 cm-2 to form the well, and a phosphorus implant (at an energy of 15 
keV and a dose of 1×1015 cm-2) to form the N+ region. Dopant activation anneal was 
performed at 900 oC for 20 s. The junction depth is ~ 45 nm below the surface as 
obtained from simulation. We determined Csub in the implanted Si1-yCy junctions to be 
0.7 % using HRXRD analysis of blanket Si1-yCy films that received similar implant and 
anneal conditions as shown in Figure 4.2.  
C. Transistor  Fabrication  
 <110>-oriented tri-gate N-MuGFETs were fabricated on 8-inch (100) silicon-
on-insulator (SOI) wafers in this work. The starting eight-inch SOI wafers were first 
thinned down using thermal oxidation followed by thermal SiO2 removal using 
hydrofluoric acid. The final SOI thickness is ~ 45 nm. The SOI thickness determined 
the fin height (HFin) of the N-MuGFETs. The SOI layer then received a threshold 
voltage adjust implant comprising boron at 8 keV and 1×1013 cm-2, which was 
activated at 1000 oC for 30 s. A 30 nm thick SiO2 hardmask was deposited on the SOI 
wafers using plasma-enhanced chemical vapor deposition (PECVD). Photoresist lines 







































Fig. 4.4  (a) SEM image of the N-MuGFET having SiN stringers surrounding the Si S/D 
regions prior to the optimized over-etch process step. (b) SEM image of the transistor showing 
a conformal growth of Si1-yCy on the S/D regions with the revmoval of the SiN stringers. (c) 
Cross sectional TEM showing a transistor gate stack with a gate length LG of 120 nm. The 
spacers are ~ 25 nm wide.  
 We used an O2 plasma photoresist-trimming process to trim the photoresist 
lines down to ~ 40 nm, which defines the fin width (WFin). These photoresist lines were 
then transferred to the SiO2 hardmask with a reactive ion etch (RIE) process and 
subsequently transferred to the underlying SOI using a highly selective RIE Si etching 
process to define the fins. A gate stack comprising 3 nm SiO2 gate dielectric and 100 
nm thick poly-crystalline Si (poly-Si) was used. The poly-Si gate was implanted with 
phosphorus at an energy of 15 keV and a dose of 5×1014 cm-2 and activated at 950 oC 
for 30 s prior to gate patterning. The gate definition process involved a similar 
photoresist and hardmask transfer steps to those used in the fin definition process. S/D 
extension implant with arsenic at an energy of 15 keV and a dose of 5×1013 cm-2 was 
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performed after the deposition of a 10 nm thick PECVD SiO2 liner. A silicon nitride 
(SiN) spacer formation process was used; where SiN stringers enveloping the S/D 
regions were removed with an optimized spacer over-etch. This enabled the Si1-yCy 
S/D stressors to be formed around the fin for efficient stress coupling to the channel.  
Raised S/D comprising 50 nm thick epitaxial Si0.99C0.01 stressors were selectively 
grown.  S/D formation was completed with a 20 keV phosphorus implant with a dose 
of 1×1015 cm-2, which was activated at 900 oC for 20 s. The schematic of a completed 
N-MuGFET structure is illustrated in Figure 4.3(d). Csub in the S/D regions is 0.7 %, as 
the implant/anneal conditions for transistor fabrication are similar to that used in 
forming N+/P junctions (Figure 4.2). Figure 4.4(a) shows the SEM image of the device 
structure prior to the optimized spacer etch with the SiN stringers surrounding the S/D 
islands. The effective removal of the SiN stringers is obvious in Figure 4.4(b) with the 
conformal epitaxial growth of Si0.99C0.01 stressors in the S/D regions of the device. The 
cross sectional transmission electron microscopy (TEM) of a typical device structure 
with gate length (LG) of 120 nm is shown in Figure 4.4(c). The SiN spacers are ~ 25 
nm wide.   
4.2.2 Nickel Silicide:Carbon (NiSi:C) Process Development 
  In this section, we examine the interaction of nickel (Ni) with Si0.99C0.01 to 
form NiSi:C contacts. Due to the incorporation of C in NiSi:C, thermal and 
morphological stability of NiSi:C is significantly enhanced compared to NiSi. The key 
characteristics of NiSi:C films were explored extensively in this section to establish a 
baseline NiSi:C contact technology for devices with Si1-yCy S/D. We also showed that 
carbon-induced ΦBN lowering is substantial and scalable to higher C percentages, 
which may be beneficial for device REXT engineering. 
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A. NiSi:C Silicidation Process 
Substrate cleaning prior to the metal silicidation process in this section was 
performed using a sulphuric-peroxide (SPM) solution, H2SO4:H2O2 [4:1] at 80 oC for 
60 s and a dilute hydrofluoric acid solution, HF:H2O [1:100] at 25 oC for 60 s. 20 nm 
thick Ni films were sputter-deposited on both Si:C(100 nm)/Si and Si substrates and 
subjected to a two-step rapid thermal anneal (RTA) silicidation process. The first 
anneal was performed at 320 oC for 60 s to form di-nickel silicide phase. The second 
anneal was performed at temperatures ranging from 400 to 800 oC for 30 s to transform 
the di-nickel phase into the monosilicide phase.  
B. Impact of Carbon on NiSi:C Phase and Morphological Stability 








































































































































Fig. 4.5  XRD spectra for nickel silicide films on (a) Si(100) substrates and (b) Si:C(100 
nm)/Si(100) substrates which underwent the second annealing step at different temperatures 
ranging from 400 to 800 oC for 30 s in N2 ambient. The formation of the disilicide phase 
occurs at 750 oC for NiSi films. The incorporation of carbon in NiSi:C suppresses phase 
transformation from the monosilicide phase to the disilicide phase, which extends post-
silicidation temperatures by ~ 50 oC. 
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The X-ray diffraction (XRD) spectra for NiSi and NiSi:C at different RTA 
temperatures are shown in Figure 4.5(a) and (b). For temperatures between 400 – 700 
oC, the monosilicide phase was detected for both NiSi and NiSi:C.  This suggests that 
the incorporation of 1.0 at.% carbon does not influence the phase transformation of 
Ni2Si-to-NiSi. However, an increase in relative intensities were observed for NiSi:C 
peaks for the (102), (202) and (103) orientations, which suggests that NiSi:C films are 
more textured with a preferred orientation. The identical 2θ positions for NiSi and 
NiS:C monosilicide phase indicates the absence of a Ni1-x-ySixCy ternary silicide phase.  
XRD analysis also revealed that the phase transformation sequence from the 
monosilicide phase to the disilicide phase is suppressed with NiSi:C. This extends the 
post-silicidation temperature for NiSi:C by ~ 50 oC compared to NiSi.  
The evolution of resistivity (ρ) for NiSi and NiSi:C films as a function of 
temperature is shown in Figure 4.6. For temperatures between 400 – 600 oC, both films 
exhibit low ρ values of less than 25 µΩcm. The higher ρ values for NiSi:C films are 
attributed to the incorporation C in the film. At temperatures above 650 oC, ρ values 
for NiSi increase abruptly while those of NiSi:C remain low and stable up to 750 oC.   
To quantify the C concentration in the NiSi:C films, secondary ion mass 
spectrometry (SIMS) was performed with the conversion of ion intensity into 
concentration with a sensitivity factor (SF) [15]. The SF was determined by measuring 
the profile of C in Si with a known carbon concentration. Figure 4.7 shows the C SIMS 
profile for NiSi:C films annealed at 450 oC. We found that carbon is distributed 
homogenously with a concentration of ~ 0.8 – 1.0 at.% in the NiSi:C film. This implies 
that carbon is indeed incorporated in the NiSi:C film. We also found a high 
concentration of Con the surface of NiSi:C. An explanation for this is the precipitation 
of carbon from the NiSi:C grain boundaries.  
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Fig. 4.6  Evolution of ρ as a function of temperature used in the second anneal step for NiSi 
and NiSi:C. The abrupt increase in ρ for NiSi at temperatures > 650 oC is attributed to film 
agglomeration and the formation of NiSi2. 
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Fig. 4.7  The SIMS depth profile for C in NiSi:C films after annealing at 450 oC. The thickness 
of the film is estimated to be 40 nm. C is distributed homogenously in the NiSi:C film. A 

















Fig. 4.8  Typical sets of plan view SEM and TEM images for (a) − (b) NiSi on Si(100) 
substrates and (c) − (d) NiSi:C on Si:C following silicidation at 700 oC for the second 
annealing step. The voids in the SEM image are exposed bare Si surfaces. 
To elucidate the relation of ρ
 
degradation for NiSi and NiSi:C films with 
agglomeration and carbon incorporation, typical sets of plan-view SEM and cross-
sectional TEM images from NiSi and NiSi:C films following a high temperature 
anneal at 700 oC are shown in Figure 4.8 (a) – (d). The SEM image for NiSi in Figure 
4.8(a) shows the formation of a polycrystalline film with a high density of voids, 
which agrees with the abrupt increase in ρ values for NiSi films at 700 oC.  In addition, 
cross sectional TEM reveals severe grain boundary grooving and agglomeration for 
NiSi films annealed at 700 oC. In contrast, NiSi:C films remained continuous, void-
free with a smooth NiSi:C-Si:C interface following an identical 700 oC anneal [Figure 
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4.8(c) and (d)]. The typical NiSi:C grain size ranges from 100 – 200 nm similar to that 
of NiSi [16].  
C. Mechanism for Enhanced NiSi:C Phase and Morphological Stability 
It is known that Ni monosilicide to disilicide phase (i.e. NiSi-to-NiSi2) 
transformation is nucleation controlled. The nucleation of a new phase occurs when the 
decrease in free energy (∆G) of a reaction (i.e. NiSi + Si → NiSi2) just exceeds the 
increase in the interfacial energy (∆σ) associated with the creation of the new phase 
[∆σ = σ(NiSi2/Si) + σ(NiSi2/NiSi) - σ(NiSi/Si)] [17]. Recent work has demonstrated 
that the addition of elements such as Pt and Ti delays the nucleation of NiSi2 [16], [18].  
Similarly, we attribute the stabilization of the NiSi:C films in this work to the presence 
of carbon in the NiSi:C films. Since C is insoluble in NiSi [19] due to the different 
crystal structures of Si:C and NiSi, and XRD confirmed the absence of a Ni1-x-ySixCy 
ternary silicide phase. It is likely that carbon in the NiSi:C film segregates to the 
NiSi:C grain boundaries, and NiSi:C/Si:C interfaces [20] – [22], which will modify the 
grain boundary and interfacial energies. C is also expected to lower grain boundary 
energies due to the formation of strong, directional covalent bonds [23]. In addition, C 
is reported to enhance the interfacial strength at the MoSi2/Mo interface [24] and inter-
granular cohesion in iron [25]. Furthermore, the presence of carbon at the NiSi:C grain 
boundaries is likely to passivate them and thereby decrease the interfacial energy [i.e. 
σ(NiSi:C/Si:C)]. All these factors contribute to increase ∆σ, which will enhance the 
morphological and phase stability of NiSi:C films and suppresses the driving force for 
agglomeration and NiSi2 formation. A similar enhanced thermal stability was reported 
for cobalt silicide formation in the presence of carbon [23], [26]. These results are in 
agreement with our postulation that carbon influences the NiSi-to-NiSi2 phase 
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transformation by modifying the NiSi:C grain boundary and NiSi:C/Si:C interfacial 
energies. 
D. Impact of Carbon on NiSi:C Electron Barrier Height 
 To extract the ΦBN for the NiSi:C contact, activation energy measurement was 
carried out by varying the measurement temperature (TM). The extracted ideality factor 
of near unity implies these junctions are primarily thermionic-emission limited.  An 
Arrhenius plot with a forward voltage (VF) of 0.1 V was used to extract the ΦBN 
according to the thermionic-emission model expressed as  











ln( ,                                  [4.1] 
where IF is the forward current, AJ is the junction area, A* is the effective Richardson’s 
constant, q is the electronic charge, k is the Boltzmann’s constant, and ΦB is the 
effective Schottky-barrier height.  From the equation, the gradient of the plot gives the 
Schottky-barrier height, which was determined to be 0.601 eV.  
 Figure 4.9 plots both the ΦBN of NiSi:C contacts and the energy band gap (Eg) 
of Si1-yCy with varying Csub. It was reported that ΦBN for NiSi:C decreases with 
increasing Csub [27], [28]. This can be explained from the perspective of strain-induced 
Eg narrowing for strained Si1-yCy films. Strain in Si1-yCy decreases the energy minimum 
at the Z valley and gives an energy splitting between the Z and XY valleys, leading 
to a reduction in Eg and an increase in electron affinity (χSi). The reduction in Eg with 
increasing Csub (Figure 4.9) was estimated by the relation 
                                                     Eg ≅ -6.5y eV,                                                     [4.2] 
where y is the Csub [25].   
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Fig. 4.9  Plot of NiSi:C ΦBN and Si1-yCy EG as a function of percentage Csub concentrations.  
Our experimentally extracted NiSi:C ΦBN of 0.601 eV concurs with projected barrier height 
values for 1.0 at.% Csub concentration indicated in reference [28]. ΦBN was extracted from 
the plot of ln(IF/TM2) versus 1/TM 
 This will give a linear decrease of ΦBN for NiSi formed on Si1-yCy with 
increasing Csub, due to lowering of conduction band energy (EC) with the increase of 
χSi. Our postulation is supported by the excellent agreement of our experimentally 
obtained NiSi:C ΦBN (0.601 eV) to extrapolated ΦBN values reported by Sinha and co-
workers [28]. It should be noted the highest Csub reported in Ref. [28] was only 0.4 %.  
Our result provides the first experimental evidence that NiSi:C ΦBN can be modulated 
even at high Csub. This implies that reduction in ΦBN due to carbon-induced Eg 
narrowing at the NiSi:C/Si0.99C0.01 interface is a non-negligible component and must be 
accounted for. Since Csub can be increased above 2.0 % [29], [30], the ΦBN reduction is 
expected to be significant. This may be seen as an additional process knob can be 
exploited for external resistance optimization in devices with Si1-yCy S/D stressors, 
analogous to that of silicon-germanium S/D stressors [31]. 
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4.3 N-MuGFETs with Nickel-Dysprosium-Silicide:Carbon Contacts 
4.3.1 Process Concept  
Table 4.1  Categories and work function values of the lanthanide elements selected for 
evaluation. 
 
 Element Category Work Function (eV) 
Ytterbium (Yb) Lanthanide Metal 2.59  
Terbium (Tb) Lanthanide Metal 3.00  
Erbium (Er) Lanthanide Metal  3.12  
Dysprosium (Dy)  Lanthanide Metal  3.09  
 
 
To reduce the ΦBN of NiSi:C contacts further, we utilize the concept of metal 
alloy for ΦBN engineering developed in Chapters 2 and 3 and applied it to NiSi:C. In 
this section, lanthanide elements were selected for investigation as these elements have 
the lowest work function values in the periodic table. These elements are also 
receiving increasing interest from device researchers for gate stack applications [32], 
[33] which implies that they are compatible for advanced CMOS processing.  In this 
chapter, we have selected the elements; ytterbium (Yb), terbium (Tb), erbium (Er) and 
dysprosium (Dy) for evaluation. Table 4.1 gives the work function values [34] of the 
selected elements.  
A. Ni[M]Si:C Silicidation Process [M = Yb, Tb, Er, and Dy] 
 All substrates, contacts structures, and transistors in this section followed the 
same silicidation process flow. First, the wafers were subjected to a cleaning step 
consisting of a hydrofluoric acid solution HF:H2O [1:100] dip for 60 s to remove 
native oxide. They were then loaded immediately into an electron-beam evaporation 
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system operating at a base pressure of 1×10-7 Torr. A sequential evaporation process 
was used for the deposition of a 5 nm thin Yb, Tb, Er or Dy interlayer and 15 nm thick 
Ni top layer for the formation of Ni[M]Si:C films [M = Yb, Tb, Er or Dy].  For control 
contacts structures and transistors, a 15 nm thick Ni film was deposited for the 
formation of NiSi and/or NiSi:C. The deposited metal films were annealed in nitrogen 
(N2) to complete the silicidation process. Unreacted metal films were removed with a 
sulphuric-peroxide solution H2SO4:H2O2 [4:1] at a temperature of 120 oC for 2 minutes.  
Aluminum with a thickness of ~ 200 nm was deposited on the backside of the wafers 
as the second contact terminal for the Schottky and N+/P junctions. All measurements 
in this section performed at the silicide level.  
B. Impact of Lanthanide Elements on NiSi:C Electron Barrier Height 
 We extracted the ΦBN for the various Ni[M]Si:C contacts in this section with 
the current-voltage (I-V) method. The effectiveness of the lanthanide elements in 
engineering the ΦBN of NiSi:C was evaluated from the standpoint of ΦBN reduction. 
This extraction of ΦBN is based on the thermionic-emission theory, where the I-V 
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eT*AAI ,     [4.4] 
where A is the junction area, A* is the Richardson constant, T is the temperature, q is 
the electronic charge, k is the Boltzmann’s constant, and n is the ideality factor and ΦB 
the effective barrier height. ΦB is then extracted from the current Is, determined by the 
extrapolation of the log(I) versus V curve to V = 0. The intercept on the current axis for 
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the straight line portion of this plot at V = 0 gives Is. ΦB is then calculated from Is 















kT ln .    [4.5] 
 It is clear in Figure 4.10(a) that Ni[M]Si:C contacts possess higher reverse 
currents than that of NiSi:C contacts. This is due to the reduction of ΦBN at the 
Ni[M]Si:C/Si0.99C0.01 interface with the addition of the lanthanide elements. A 
comparison of the ΦBN for the various Ni[M]Si:C contacts revealed that Ni[Dy]Si:C 
contacts provided the most reduction of ΦBN as shown in Figure 4.10(b).  It must be 
noted that A* of Si:C is assumed to be similar to that of n-type Si at 112 (±6) A/cm2.K2 
as carbon concentrations investigated in this work for Si:C does not exceed 1 at.%.  






























































Fig. 4.10  (a) I-V characteristics for NiSi:C and Ni(M)Si:C [M: Yb, Tb, Er, and Yb) contacts 
show effective NiSi:C ΦBN reduction on n-doped Si:C. (b) Statistical comparison of ΦBN on n-
doped Si:C extracted with the I-V method. It should be noted that ΦBN extraction with the I-V 
method is faster compared to the variable temperature method but gives a slightly less accurate 
value. The I-V method is useful when analyzing the ΦBN value for a large number of materials. 
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4.3.2 Nickel-Dysprosium-Silicon:Carbon Process Development  
Ni[Dy]Si:C being the most effective lanthanide element for ΦBN reduction was 
selected for further evaluation. In this section, we used an alternative methodology to 
extract the ΦBN of Ni[Dy]Si:C to affirm  the ΦBN values obtained from the I-V method 
in Section 4.3.1(B). A mechanism was also proposed to explain the effectiveness of Dy 
in ΦBN reduction. 
A. Mechanism for Ni[Dy]Si:C Electron Barrier Height Modification 
 It must be noted that ΦBN extraction for contacts with low ΦBN values using the 
I-V method in Section 4.3.1(B) typically exhibits a larger variance/error. This is 
consistent with our results obtained in Figure 4.10(b) with the I−V approach exhibiting 
larger variances for Ni[Dy]Si:C and Ni[Er]Si:C contacts, which have lower ΦBN values. 
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TM = 293 K
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Fig. 4.11 (a) Temperature dependence I-V characteristics for Ni[Dy]Si:C contacts. (b) 
Arrhenius plot for the extraction of Ni[Dy]Si:C ΦBN under a constant forward bias of 0.1 V. 
Linear line fitting was performed on the data points to generate the “best fit” trend lines to 
extract ΦBN. 
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 The origin for the larger distribution in variance is linked to the dominance of 
the series resistance component in the forward bias regime of the I-V curve for contacts 
with low ΦBN. Hence, the activation energy measurement approach is used in this 
section to verify the extracted ΦBN value for Ni[Dy]Si:C contacts. In this approach, the 
effect of series resistance is reduced significantly due to the use of low measurement 
temperatures. The measurement temperature (TM) was varied from 233 K to 293 K 
with an increment of 10 K per step in this section as shown in Figure 4.11(a). The 
extracted ideality factor of 1.08 implies that these contacts are primarily thermionic-
emission limited. An Arrhenius plot with a forward voltage (VF) of 0.1 V was used to 
extract the ΦBN according to the thermionic-emission model first discussed in Section 
2.2.2(B) of Chapter 2. From the gradient of the plot in Figure 4.11(b) for a known VF , 
we determined that Ni[Dy]Si:C ΦB to be 0.28 eV. This is consistent with values 
obtained by the I-V method and affirms the validity of the values obtained in Figure 
4.10(b).  
































Fig. 4.12  SIMS depth profiles for (a) Ni[Tb]Si:C and (b) Ni[Dy]Si:C. Dy was found to remain 
at the silicide-Si:C interface. It should be noted that the elements Yb and Er have similar depth 
profiles to that of Ni[Tb]Si:C. 
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 To elucidate the relation between the different lanthanide elements and its 
effectiveness for ΦBN reduction, SIMS depth profiling was performed. It is revealed in 
Figure 4.12(a) that Tb is distributed in varying concentrations within the bulk 
Ni[Tb]Si:C film having negligible concentrations at the interface. In contrast, an 
appreciable concentration of Dy was found to segregate at the Ni[Dy]Si:C/Si0.99C0.01 
interface as shown in Figure 4.12(b). TEM was used to confirm the segregation of Dy 
at the interface of Ni[Dy]Si:C/Si0.99C0.01. Figure 4.13(a) shows the formation of a tri-
layer film stack on Si0.99C0.01. The combination of TEM and SIMS analysis was used to 
establish the qualitative composition of these layers as a function of depth [Figure 
4.13(b)]. It was found that the surface layer consists of a Dy-rich region. The adjacent 
layer to the surface is a 30 nm thick Ni[Dy]Si:C film with a varying distribution of Dy 
in the Ni[Dy]Si:C layer. The existence of a thin 2.5 nm Dy interlayer (DyIL) at the 
Ni[Dy]Si:C/Si0.99C0.01 interface [Figure 4.13(a)] confirmed the segregation of Dy. 
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Fig. 4.13  (a) TEM image of a Ni[Dy]Si:C/Si0.99C0.01 film stack showing the formation of a tri-
layer film structure and a ~ 2.5 nm DyIL at the Ni[Dy]Si:C/Si0.99C0.01 interface. (b) SIMS depth 
profiles for the Ni[Dy]Si:C silicide stack shows the distribution of Dy in the silicide and the 
segregation of Dy as an interlayer at the Ni[Dy]Si:C/Si0.99C0.01 interface. 
(a) (b) 
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 We proposed that the presence of a DyIL at the interface decreases ΦBN from 
0.601 eV for NiSi:C to 0.28 eV for Ni[Dy]Si:C contacts, representing a 53 % reduction 
in ΦBN. We postulate that the reduction is associated with charge transfer at the 
Ni[Dy]Si:C/Si0.99C0.01 interface due to the DyIL. Conceptually, the physical origin is 
similar to rare-earth based dielectric capping for work function modulation in metal 
gate technology [32], [33]. Charge transfer occurs at the interface because Dy has a 
lower electronegativity of 1.22 as compared to Si eletronegativity of 1.90 and C 
electronegativity of 2.55 [34]. As a result, the Si0.99C0.01 surface will be negatively 
charged and the Ni[Dy]Si:C surface is positively charged. This leads to an electric 
field at the interface and bends the energy band downwards resulting in a lower 
effective ΦBN. Our postulation is in agreement with ab-initio calculations for ΦBN 
modulation with an interlayer of ytterium (Y) at the NiSi/Si interface [35]. The 
electronegativity value of Dy and Y are very similar, both having a value of 1.22 [34]. 
B. Impact of Dysprosium on Characteristics of Ni[Dy]Si:C 
Figure 4.14 shows that C is distributed homogenously with a concentration of ~ 
0.8 at. % in the Ni[Dy]Si:C film after formation at 500 oC. This gives evidence that C 
is incorporated into Ni[Dy]Si:C after silicidation. We attribute the high concentration 
of C found on the surface of Ni[Dy]Si:C to the precipitation of C from Ni[Dy]Si:C 
grain boundaries that were saturated with C during silicidation. Figure 4.15 plots the ρ 
curves for NiSi:C, and Ni[Dy]Si:C. It was found that the addition of Dy increases the ρ 
of the NiSi:C by ~ 30 %. However, it should be noted that contact resistance is 
dependent on ΦBN and contributes a larger fraction of the REXT compared to ρ.  
Therefore an optimum trade-off between ρ and ΦBN has to be made for maximizing 
device performance. XRD spectra in Figure 4.16 shows that Ni[Dy]Si:C remains in the 
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monosilicide phase, which implies that the addition of Dy does not influence the 
NiSi:C phase transformation sequences [i.e. Ni2Si:C to NiSi:C]. 




























 SIMS Standard (As grown Si:C)
 Ni[Dy]Si:C annealed at 500 oC
Ni[Dy]Si:C
  
Fig. 4.14  SIMS depth profile for C concentration in Ni[Dy]Si:C. C is distributed uniformly in 
Ni[Dy]Si:C and estimated to be 0.8 %. This indicates C is fully incorporated in the silicide. 























Fig. 4.15  ρ curves for NiSi:C and Ni[Dy]Si:C films exhibit similar trends with increasing 
annealing temperatures. The addition of Dy into NiSi:C increases the ρ of the film by ~ 30 %.   
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Fig. 4.16  XRD spectra for NiSi:C and Ni[Dy]Si:C annealed at 500 oC possess similar XRD 
peak positions, which indicates the formation of a monosilicide phase for Ni[Dy]Si:C.  
Ni(Dy)Si:C films are likely to be less textured compared to NiSi:C films, evident from the 
increase in polycrystalline peaks. 
4.3.3 Device Characterization and Analysis 
Ni[Dy]Si:C contacts were integrated into N-Channel MuGFETs (N-MuGFETs) 
for device characterization and analysis. The impact of Ni[Dy]Si:C contacts on 
transistor characteristics such as REXT,  carrier mobility, and drive current improvement 
was explored with statistical comparisons to affirm the effectiveness of the proposed 
contact technology option.  
A. Impact of Ni[Dy]Si:C Contacts on N+/P Junction Characteristics   
 To assess the suitability of Ni[Dy]Si:C contacts for device integration, we 
evaluated the characteristics of N+/P junctions metalized with NiSi, NiSi:C and 
Ni[Dy]Si:C. It was found that Ni[Dy]Si:C contacts exhibit superior junction leakage 
characteristics as compared to conventional NiSi contacts (Figure 4.17). This is 
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attributed to the presence of C atoms saturating the grain boundaries and interfaces of 
silicides formed in the presence of carbon [23], [26].  C is distributed uniformly in 
Ni[Dy]Si:C films, as confirmed with SIMS analysis (Figure 4.14). These C atoms 
retard the high diffusivity of Ni during silicide formation and suppress the formation of 
electrically active defects, which are reported to degrade NiSi junction characteristics 
[36]. The low junction leakage values and the tight distribution of junction leakages 
obtained for NiSi:C and Ni[Dy]Si:C contacts indicate the high quality of the Ni-
silicided Si:C N+/P junctions formed. It should be noted that the slight increase in 
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Fig. 4.17  Comparison of N+/P junction leakage current densities for NiSi, Ni[Dy]Si:C and 
NiSi:C contacts. The addition of C in NiSi improves junction characteristics. σ denotes 
standard deviation. For each contact device split, a total of 30 samples were measured. All 
measurements were made at 1 V in reverse bias at room temperature (25 oC). The mean value 
is marked by a black circle. The 25th, 50th, and 75th percentiles are indicated by the box, while 




B. Impact of Ni[Dy]Si:C Contacts on N-MuGFET Characteristics 
Ni[Dy]Si:C contacts were integrated into N-MuGFETs to evaluate the 
feasibility of forming low ΦBN contacts to improve drive current performance. The 
transfer characteristics of a same pair of devices with NiSi:C and Ni[Dy]Si:C contacts 
are shown in Figure 4.18(a). The devices have comparable subthreshold swing (SS) of 
110 mV/decade, drain-induced barrier lowering (DIBL) of 60 mV/V, and OFF-state 
leakage IOFF of 3 × 10-8 A/µm. Figure 4.18(a) shows the ID – VD family of curves for 
N-MuGFETs with NiSi:C and Ni[Dy]Si:C contacts, measured at gate overdrives (VG – 
VT) of 0 to 1.2 V in steps of 0.2 V. The N-MuGFET with Ni[Dy]Si:C contacts exhibits 
substantial saturation drive current IDsat enhancement over the control N-MuGFET 
with NiSi:C contacts.  
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Fig. 4.18  (a) Transfer characteristics for a same pair of closely matched devices having 
comparable off-state leakage current IOFF, DIBL, and SS. (b) ID – VD characteristics of N-
MuGFET with Ni[Dy]Si:C contacts at LG of 120 nm and WFin of 40 nm shows substantial drive 
current IDsat enhancement over the control N-MuGFET with NiSi:C contacts.  
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Figure 4.19 plots the IOFF-IDsat characteristics of N-MuGFETs with NiSi:C and 
Ni[Dy]Si:C contacts. For a fixed IOFF of 1×10-7 A/µm, devices with Ni[Dy]Si:C 
contacts exhibit a 49 % IDsat enhancement over devices with NiSi:C contacts. This IDsat 
enhancement is attributed to the segregation of Dy at the Ni[Dy]Si:C/Si:C interface, 
which leads to a reduction of ΦBN at the interface. We also compared the dependence 
of IDsat enhancement on DIBL as shown in Figure 4.19 to assess SCE control in a 
statistical manner. DIBL is defined to be the change in the threshold voltage divided by 
the change in VDS. At a fixed DIBL of 60 mV/V, IDsat enhancement of 48 % was 
obtained for devices with Ni[Dy]Si:C contacts over the control devices. Since DIBL is 
indicative of SCE control, the fact that both sets of devices show similar DIBL 
suggests that key devices parameters such as junction depth are not compromised with 
the addition of Dy. 
 
Fig. 4.19  IOFF – IDsat characteristics comparing the IDsat of N-MuGFETs with NiS:C and 
Ni[Dy]Si:C contacts. A 49 % improvement in the IDsat at a fixed IOFF of 1×10-7 A/µm was 
obtained. Line fitting was performed on the data points to generate the “best fit” trend lines. 
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Fig. 4.20  At a fixed DIBL of 60 mV/V, IDsat enhancement of ~ 48 % is obtained for N-
MuGFETs with Ni[Dy]Si:C contacts over control N-MuGFETs with NiSi:C contacts. Linear 
line fitting was performed on the data points to generate the “best fit” trend lines.    
 To substantiate further that IDsat enhancement obtained in this work is related to 
the reduction of ΦBN at the Ni[Dy]Si:C/Si0.99C0.01 interface, we extracted REXT  based 
on the plot of total-resistance as a function of gate lengths for devices with NiSi:C and 
Ni[Dy]Si:C contacts as shown in Figure 4.21. It was found that REXT for devices with 
NiSi:C and Ni[Dy]Si:C contacts are 846 Ωµm and 501 Ωµm, respectively. This is a 
good first-order estimate for REXT in the MuGFET devices as all other device 
parameters were kept constant. We associate the 41 % improvement in REXT to the 
53 % reduction in ΦBN obtained with the addition of Dy. This can be understood from 
the expression for contact resistivity (ρC), which is expressed as 






















ρ ,                 [4.6] 
where εs is the permittivity of silicon, m* is the effective mass, h is the Planck’s 
constant, ΦB is the Schottky-barrier height between the silicide and the semiconductor, 
48% 
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and N is the active doping concentration in the semiconductor.  The 321 meV (or 
53 %) reduction in ΦB results in a decrease in ρC from ~ 1.95 × 10-7 Ωcm2 for NiSi:C 
to ~ 1.19 × 10-8 Ωcm2 for Ni[Dy]Si:C for a given N of ~ 1 × 1020 cm-3. This decrease in 
ρC will lead to a proportional reduction of contact resistance, which is a major 
component of REXT in MuGFETs [37]. 
 The difference in IDsat enhancement of 49 % and REXT reduction of 41 % is 
attributed to improved mobility. It was found that devices with Ni[Dy]Si:C contacts 
exhibit a reduced slope in the total resistance versus gate length plot compared to 
devices with NiSi:C contacts (Figure 4.21). This implies an improvement in mobility. 
A comparison of the best fitted gradients for the devices shows a mobility 
enhancement of 13 %. A plausible mechanism for this is silicide-induced stress [38] – 
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Fig. 4.21  Plot of total resistance as a function of LG for N-MuGFETs with NiSi:C and 
Ni[Dy]Si:C contacts. The reduced slope (dR/dLG) for N-MuGFETs with Ni[Dy]Si:C contacts 
suggests enhanced mobility. Linear line fitting was performed on the data points to generate 




We examined the characteristics of NiSi:C and established that NiSi:C contacts 
are compatible with Si1-yCy junction technology. Our results indicate that NiSi:C is a 
suitable baseline contact technology to devices with Si1-yCy S/D stressors. The 
incorporation of C into NiSi:C was shown to stabilize the morphology and phase of 
NiSi:C due to the increase in ∆σ. We also showed that Eg narrowing due to Csub 
contributes a 10.3 % (69 meV) reduction in ΦBN for NiSi on Si1-yCy for 1.0 at.% Csub.  
This carbon-induced ΦBN lowering can be exploited as a process knob for ΦBN 
optimization in devices with Si1-yCy S/D stressors. 
With an established NiSi:C baseline contact technology developed. We 
subsequently focused our efforts on overcoming the concern of high REXT in devices 
with Si1-yCy S/D stressors. The concept of metal alloy for SBH engineering 
demonstrated with resounding success in Chapters 2 and 3 was applied to NiSi:C. A 
selection of lanthanide elements was evaluated as these elements have the lowest work 
function values known to man. We found that Dy provides the most effective reduction 
in ΦBN among the elements investigated. The underlying mechanisms for this effective 
reduction of ΦBN were clarified. We postulate that charge transfer at the 
Ni[Dy]Si:C/Si0.99C0.01 interface due to the presence of the DyIL leads to the reduction in 
ΦBN for Ni[Dy]Si:C contacts. The successful lowering of ΦBN for Ni[Dy]Si:C 
translates to an effective 41 % reduction in device REXT resulting in improved drive 
current performance. Our results open new avenues to optimize the Si1-yCy contact 
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Contact Engineering for Complementary MuGFETs 




As shown in the preceding chapters of this work, modification of the Schottky-
barrier height (SBH) at the source/drain (S/D) contact-semiconductor holds great 
promise for the continual improvement of transistor drive current performance. This is 
achieved with the reduction of the S/D external series resistance (REXT). We 
successfully demonstrated several options to engineer the electron and hole barrier 
heights of different S/D contacts on silicon (Si), silicon:carbon (Si1-yCy or Si:C), and 
silicon-germanium (Si1-yGey or SiGe) junction technologies. Significantly higher drive 
current performances were attained for devices implemented with these novel contact 
options. For N-channel field-effect-transistors (nFETs), low work function elements 
incorporated into nickel silicide (NiSi) was found to be effective for electron barrier 
height (ΦBN) engineering. Conversely, the incorporation of high work function 
elements was found to be effective for hole barrier height (ΦBP) engineering in P-
channel field-effect-transistors (pFETs). However, the realization of high performance 
logic operations requires the combination of nFETs and pFETs for the design of 
complementary-metal-oxide-semiconductor (CMOS) circuits.  
However, the technology demonstrations in the preceding chapters focused on 
the investigation and development of new approaches to reduce the SBH for nFETs 
and pFETs, independently. Nonetheless, for the implementation of CMOS circuits, our 
proposed technology solutions will require a dual metal silicide process to engineer the 
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ΦBN and ΦBP separately for optimum nFET and pFET performances, respectively. As a 
result, additional process steps and lithography masks will be needed for these contact 
options in a CMOS process. However, this should be avoided as much as possible to 
reduce cost and ease of integration for high-volume manufacturing.  
To reduce process complexity and cost, a single contact metal process that 
engineers both the ΦBN and ΦBP will be desired. An enabler for this concept is the 
ability to selectively tune the ΦBN of a metal silicide that has an intrinsically low ΦBP. 
In this chapter, we explore the idea of exploiting sulphur (S) segregation at the contact-
semiconductor interface to engineer the ΦBN of platinum-silicide:carbon (PtSi:C). 
Section 5.2 describes this concept and the integration scheme for a CMOS process. 
The optimum S concentration required for effective ΦBN engineering and its impact on 
device integration with PtSi:C contacts is discussed in Section 5.3. The key 
performance attributes for the devices integrated with this concept is also presented in 
Section 5.3. A summary of the key results of this chapter is reviewed in Section 5.4.  
5.2 Process Concept and Integration Flow  
This section introduces the concept of a single contact metal silicide with S 
segregation for the independent control of SBH in a CMOS process. Figure 6.1 shows 
the process flow for the proposed concept. It follows a similar process sequence used 
in preceding chapters for device integration. However, it is modified to include three 
additional process steps to realize the single contact metal silicide concept. The steps 
are; (1) deposition of protective oxide mask on the pFET region to inhibit the 
implantation of S atoms into the pFETs, (2) Implantation of S atoms into the S/D 
region of the nFETs and (3) the protective oxide mask is stripped from the pFET 
region. Thereafter, the process sequence follows that of a conventional CMOS process. 
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Fig. 5.1  Process flow showing the key steps used in the fabrication of complementary 
MuGFETs with Si1-yGey and Si1-yCy S/D stressors. The proposed concept follows a 
conventional CMOS process flow. 
Figure 5.2 shows the schematic process flow for the proposed concept. First, an 
oxide masking layer is deposited on the pFET region to protect the devices from the S 
implantation step [Figure 5.2(a). Following that, S is implanted into the nFET region 
[Figure 5.2(b)]. The oxide mask is then stripped and Pt is deposited on both the nFETs 
and pFETs [Figure 5.2(c)]. Rapid thermal anneal is then performed to segregate the S 
atoms to the PtSi:C/Si:C interface during the formation of the S/D contact metal 
silicides [Figure 5.2(d)]. Pt is removed with a selective metal wet etch solution. The 
final transistor S/D structure will consist of PtSi:C/S+/Si:C for nFETs and PtSiGe/SiGe 
for pFETs as shown in Figure 5.2(e).  
• Channel Implant 
• Fin definition 
• Poly - Si/SiO 2 (30Å ) gate - stack formation
• Gate definition 
• S ource/Drain (S/D) extension implant 
• Spacer formation with stringer removal 
• Selective Epitaxy on S/D regions 
- Si 1 - y Ge y for pFETs 
- Si 1 - y C y for nFETs
• Deep S/D implant and activation 
• Oxide protective mask deposited on pFET region 
• S implantation on exposed nFET region 
• Removal of oxide mask on the pFET region 
• Blanket Pt metal deposition on nFETs and pFETs 
• Silicidation @ 450 o C, 30 s 
• Selective Metal Etching 

















Fig. 5.2  Cross sectional schematic of the proposed concept and integration scheme. (a) 
Masking layer is deposited on pFETs. (b) S implantation into nFETs. (c) Masking layer is 
stripped and Pt is deposited on both nFETs and pFETs. (c) Silicidation is performed at 450 oC, 
30 s to segregate the S atoms to the interface and to form the S/D silicides. 
The segregation of S is expected to generate a dipole at the interface, which 
will reduce the ΦBN for nFETs. On the hand, PtSiGe contacts have an intrinsically low 
ΦBP value [1] for pFETs. This integration scheme enables the implementation of the 
single contact metal concept with independent control of ΦBN and ΦBP for nFETs, and 
pFETs, respectively. This will maximize device performance for CMOS applications.  
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5.3 N-MuGFETs with Sulpfur Segregated Platinum Silicide:Carbon Contacts 
5.3.1 Device Fabrication  
A. Contact Structure Fabrication   
 Two terminal patterned square-shaped Schottky junctions with selectively 
grown 100 nm thick silicon:carbon (Si:C) contacts with 1.0 atomic percent (at.%) 
carbon concentration (i.e. Si0.99C0.01) were fabricated on n-doped bulk silicon (Si) 
wafers for Schottky-barrier height extraction. The active regions of these contacts are 
100 × 100 µm2. The fabrication of these contact structures follow the same process 
flow described in Chapter 4, Section 4.2.1. In this work, S atoms were implanted into 
Si0.99C0.01 with various S doses ranging from 1 × 1014  to 1 × 1015 cm-2 at an energy of 8 
keV, which gives an implant depth of ~15 nm as estimated using a Monte Carlo 
simulation.  
B. Transistor Fabrication   
 N-channel MuGFETs (N-MuGFETs) with doped S/D junctions were fabricated 
in this work on 8-inch (100) silicon-on-insulator substrates with a Si thickness of ~ 45 
nm. After active patterning to form ~ 30 nm wide fins, a gate stack comprising of a 
100 nm N+ polysilicon gate on 3 nm of SiO2 was formed. For the devices, 50 nm thick 
Si0.99C0.01 stressors were selectively grown on the S/D regions after silicon nitride 
(SiN) spacer formation following a similar process sequence found in Chapter 4, 
Section 4.2.1. S/D formation was completed with a 20 keV phosphorous implant with 
a dose of 1 × 1015 cm-2, and activated at 900 oC for 20 s. This was followed by S 
implantation into the activated S/D regions. Substrate cleaning prior to metal 
silicidation consists of a hydrofluoric acid solution HF:H2O [1:100] dip for 60 s.  S/D 
silicidation consists of a 20 nm thick Pt deposition by e-beam evaporation followed by 
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a single-step rapid thermal anneal (RTA) process at 450 oC for 30 s to complete the 
metal silicidation process. It must be noted that there is no high temperature anneals 
after S implantation and the highest temperature seen by implanted S atoms is 450 oC. 
Unreacted metal was removed with a dilute aqua-regia solution HCl:HNO3:H2O 
[3:1:1] at 120 oC for 3 minutes. An additional 200 nm thick aluminum was evaporated 
for backside metallization as the second terminal contact for the Schottky junctions 
employed for ΦBN characterization. 
5.3.2 Sulpfur Segregation Process Development  
In this section, we focus on the impact of S segregation on the formation and 
characteristics of PtSi:C. Various key attributes of PtSi:C with S incorporation such as 
sheet resistance, ΦBP and phase formation were investigated and discussed in this 
section. These results establishes the baseline silicidation process to be used for the 
integration of PtSi:C contacts with S segregation into N-MuGETs.  
A. Impact of  Implant Dose on the Characteristics of Sulpfur Segregation    
Secondary-ion-mass spectrometry (SIMS) was used to obtain the depth profiles 
of S in PtSi:C for different S doses as shown in Figure 5.3. A pronounced peak S 
concentration exist at the PtSi:C/Si:C interface after silicidation. This is attributed to 
the low solubility of S atoms in the silicide film, resulting in the preferential 
segregation of S with the progressing Pt silicidation front. The observation of a S peak 
in the silicide film indicates that the implant dose of 1 × 1014 S atoms/cm2 is within the 
solubility limits of S in PtSi:C. The quantification of S concentration in this chapter 
was performed with a standard calibration sample [2]. It has been reported that the ΦBN 
of NiSi [3] and NiGe [4] reduces with the increases in S concentration at the interface.   
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Fig. 5.3  SIMS profiles for S distribution in PtSi:C for different implant doses after metal 
silicidation at 450 oC for 30 s. SIMS analysis revealed that the implant dose of  1 × 1015 S 
atoms/cm2 provides the highest concentration of segregated S atoms at the PtSi:C/Si:C 
interface after metal silicidation.  
Hence, the sample that received an implant dose of 1 × 1015 S atoms/cm2, which 
showed the highest S peak concentration of 5 × 1021 S atoms/cm3 at the interface will 
be of greater interest. For this reason, we have selected this sample for further 
evaluation. It must be noted that S hereafter refers to the dose of 1 × 1015 S atoms/cm2 
for the rest of the chapter.    
B. Impact of Sulpfur Segregation on Electron Barrier Height    
Figure 5.4(a) shows the room temperature current-voltage (I-V) characteristics 
of PtSi:C Schottky junctions with and without S. It is evident that S decreases the ΦBN 
of PtSi:C significantly, as seen from the 108–fold increase in reverse current for an 
applied bias of 1.0 V. Such a high reverse current is due to the low ΦBN at the interface 
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of the junction, which forms a pure ohmic contact as shown in the inset of Figure 
5.4(a). To determine the value of the ΦBN accurately, low temperature activation 
energy measurements were performed. Figure 5.4(b) plots IF/T2 against 1000/T for 
various VF for a PtSi:C junction with S, where IF is the forward current, VF is the 
forward voltage and T is the absolute temperature in degrees Kelvin. An average ΦBN 
of 0.11 eV was obtained from a linear fit to the experimental data generated in the low 
temperature regime for VF of 0.02 to 0.1 V in steps of 0.02 V as shown in Figure 5.4(b). 
The value of 110 meV is the lowest ΦBN reported to date for PtSi:C and/or PtSi. 



























































Fig. 5.4  (a) Room temperature I-V characteristics for PtSi:C Schottky junctions with S (1 × 
1015 S atoms/cm2) and without S. The incorporation S yields a 108–fold increase in reverse 
current for an applied bias of 1.0 V indicating a significant decrease in ΦBN. Inset shows the 
formation of a pure ohmic contact with S implantation. (b) Activation energy measurements 

















Fig. 5.5  Energy band diagram of a PtSi:C Schottky junction with dipoles formed by the 
segregation of S atoms at the PtSi:C/Si:C interface. 
We ascribed this remarkable reduction in ΦBN to the formation of dipoles [5] at 
the PtSi:C-Si:C interface with S segregation. Ab-initio studies revealed that the lowest 
energy configuration for a S atom in crystalline Si is the substitutional site [6]. It is 
likely that S atoms will also reside in the substitutional sites of Si:C. This enables S 
atoms to behave as donors in Si:C and contribute positive charges at the Si:C interface. 
This induces negative charges at the PtSi:C interface, thus forming interface dipoles at 
the PtSi:C-Si:C interface. The Fermi level of PtSi:C is thus shifted towards the 
conduction band edge, leading to an effective reduction of ΦBN by ∆ΦBN as shown in 
Figure 5.5. This is consistent with our experimental results.  
C. Impact of  Sulpfur Segregation on Sheet Resistance and Phase Formation     
Figure 5.6(a) shows the sheet resistance (RS) curves for PtSi:C with and without 
S segregation. It is apparent that PtSi:C with S has higher RS  ( ~ 10%) values 
compared to PtSi:C without S. This is ascribed to the incorporation of S atoms in the 
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PtSi:C film. However, it must be emphasized that contact resistivity contributes a 
larger fraction of the total resistance compared to ρ (which is dependent on RS) in 
state-of-the-art transistors [7] and therefore a more important criteria in materials 
selection to reduce REXT. RS values for the films were also found to be thermally stable 
with and without S in the temperature range of 400 – 600 oC. From the results of RS 
analysis, we selected the film, PtSi:C with S formed at 450 oC for further analysis. 
Phase identification was obtained by X-ray diffraction (XRD) analysis with a 2θ 
interval from 27o to 50o as shown in Figure 5.6(b). Several peaks are present in the 
spectrum indicating that the film formed at 450 oC is polycrystalline. The spectrum 
also revealed that a single phase of mono PtSi:C exists at 450 oC with and without S. 
The absence of a ternary or quaternary phase of PtSi:C(S) from XRD analysis affirms 
our postulation that interfacial dipoles are responsible for the effective ΦBN reduction 
instead of a change in bulk PtSi:C properties (i.e. work function).  
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Fig. 5.6 (a) Evolution of RS with temperature. RS is thermally stable with and without S. (b) 
XRD analysis show that the addition of  S  in PtSi:C does not affect the silicidation kinetics. 
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5.3.3 Device Characterization and Analysis  
In this section, PtSi:C contacts with and without S were integrated into N-
channel MuGFETs (N-MuGETs) for characterization and analysis. The impact of 
PtSi:C contacts with S on transistor characteristics is evaluated to establish the 
effectiveness of this new contact technology option. 
A. Impact of Sulpfur Segregation on N+/P Junction Characteristics  
 To assess the suitability S segregation for device integration, we examined the 
characteristics of N+/P junctions metalized with NiSi:C, and PtSi:C with and without S 
It was found that PtSi:C with S has higher junction leakage currents compared to 
NiSi:C and PtSi:C without S (Figure 5.7). This is attributed to segregated S atoms at 
the interface [i.e. PtSiC/Si:C]. However, this slight increase in junction leakage with 

































Fig. 5.7  Comparison of N+/P junction leakage current densities for contacts of NiSi, PtSi:C 
with and without S. For each contact device split, a total of 21 samples were measured. All 
measurements were made at 1 V in reverse bias at room temperature. 
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B. Impact of Sulpfur Segregation on Transistor Characteristics  
 From the transfer characteristics shown in Figure 6.8 for devices with and 
without S, we established that short-channel-effects control was not compromised with 
the incorporation of S in the S/D regions. This suggests that S is confined at the S/D 
interface and does not diffuse into the channel region. Additionally, reasonable values 
for drain-induced barrier lowering (DIBL) of 100 mV/V and subthreshold swing (SS) 
of 150 mV/decade were obtained despite the thick gate oxide (~ 3 nm) used. The 
similar DIBL and SS values also imply that the devices have similar gate lengths (LG) 
and fin widths (WFin).  
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Fig. 5.8  (a) ID – VG transfer characteristics show comparable DIBL and SS for N-MuGFETs 
with and without S. This implies that the devices have comparable device dimensions and the 
incorporation of S does not have a detrimental impact on transistor subthreshold characteristics. 
(b) ID – VD output characteristics show that MuGFETs with S (1 × 1015 S atoms/cm2) exhibit an 
enhancement in drive current over MuGETs without S. 
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 The output characteristics for the same pair of transistors were measured at gate 
overdrives (VGS – VT) of 0 to 1.2 V in steps of 0.2 V as shown in Figure 5.8(b). It is 
obvious that devices with S exhibit enhanced saturation drive current IDsat over the 
control devices without S. To evaluate the enhancement of IDsat in a statistical manner, 
we plotted the IOFF – IDsat characteristics for devices with and without S as shown in 
Figure 5.9. At a fixed IOff of 1 × 10-7 A/µm, devices with S exhibit a 45 % saturation 
drive current IDsat gain over devices without S. This significant IDsat enhancement is 
attributed to REXT improvement.  
 We analyzed the REXT characteristics for devices with and without S as shown 
in Figure 5.10. It was found that REXT decreases by 51 % from 722 Ωµm for control 
devices to 356 Ωµm for devices with S. The similar slope (dRT/dLG) observed for 
devices with and without S indicates that mobility remains unchanged with S 
incorporation. We attribute the REXT improvement to the 87 % reduction in ΦBN. This is 
consistent with theory [8] as contact resistivity (ρC) is expressed as  






















ρ ,                                              [5.1] 
where εs is the permittivity of silicon, m* is the effective mass, h is the Planck’s 
constant, ΦB is the Schottky-barrier height between the silicide and the semiconductor, 
and N is the active doping concentration in the semiconductor. It is clear from the 
discussion in preceding chapters that a decrease in ΦB has a pronounced impact on ρC 
due to its exponential dependence on ΦB. Consequently, a decrease in ρC will yield a 
proportional reduction of contact resistance (RCON), which is a major component for 
REXT in MuGFETs [9]. The reduction in RCON ultimately leads to the 51 % 
improvement for REXT. 
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Fig. 5.9  IOff – IDsat plot comparing characteristics of N-MuGFETs having PtSi:C with S (1 × 
1015 S atoms/cm2) and without S.  IDsat gain of 45 % for an IOff  of 1 × 10-7 A/µm was obtained 
for N-MuGFETs having PtSi:C with S compared to N-MuGFETs having PtSi:C without S. 

























Gate Length LG (µm)
VD = 50 mV
VG - VT = 1.2 V
 
Fig. 5.10  Plot of total resistance as a function of designed LG for N-MuGFETs with and 




We show that by employing S segregation at the PtSi:C/Si:C interface, the 
lowest ΦBN (0.11 eV) reported to date for Pt-based silicides was achieved. We ascribed 
this remarkable ΦBN reduction to the formation of dipoles at the interface in the 
presence of S. PtSi:C with S exhibit a 51 % improvement in REXT. This leads to 
superior IDsat performance and contributes a 45 % gain in IDsat for devices having 
PtSi:C with S. Our results illustrate the potential of using S segregation to realize a 
highly manufacturable single contact metal silicide process to independently control 
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Conclusion and Future Directions  
 
 
6.1 Conclusion  
Continuous transistor downsizing has met immense challenges which have to 
be surmounted in order to realize the full potential of complementary metal-oxide-
semiconductor (CMOS) technology. New materials and device technology will have to 
be developed to extend device scaling into the sub-10 nm regime. It has been indicated 
in recent literature [1] – [2] that multiple gate field-effect-transistor (MuGFETs) are 
promising architectures for extending device performance. MuGFETs offer improved 
electrostatic control and short-channel control compared to planar transistors [3], [4]. 
However, the designs of MuGFETs induce a significant increase in parasitic 
capacitances and resistances due to its 3 dimensional structure [5].  Hence, it is crucial 
that parasitic capacitances and resistances associated with the MuGFET be reduced to 
enable the adoption of this architecture for future CMOS technology generations.  
It is the objective of this thesis to explore new materials and process 
technologies to address the escalating issue of source/drain (S/D) series resistances (or 
external resistances) in nanoscale MuGFETs. Various process technologies coupled 
with new materials have been proposed/developed and experimentally realized in this 
thesis for N- and P-channel MuGFETs. In particular, this thesis introduces the concept 
of metal alloy in nickel silicide to engineer the electron- and hole-barrier heights of the 
S/D contacts to reduce device external resistances. This will ultimately result in 
enhanced device performances. The seminal contributions of this thesis are listed in 
Table 6.1 and highlighted in the next section.  
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Table 6.1  A summary of barrier height reduction and drive current enhancement achieved 
with the various new materials and barrier height engineering approaches demonstrated in this 
thesis.  







A. N-Channel MuGFETs   
YbSi1.8  - - 
NiSi1.80Al0.20  35 32 
NiSi1.80Al0.20 with As+ segregation 41 30 
   
B. P-Channel MuGFETs   
PtSi with FUSI Pt3Si Metal Gate  - - 
   
C. Strained N-Channel MuGFETs with Si:C S/D   
Ni[Dy]Si:C 53 49 
PtSi:C with S+ segregation  87 45 
   
D. Strained P-Channel MuGFETs with SiGe S/D   
Ni0.90Pt0.10SiGe 40 18 
PtSiGe 34 21 
 
 
6.2 Contributions of this Thesis  
A. Complementary MuGFETs with Schottky-Barrier Source/Drain Contacts 
In this technology demonstration, we fabricated sub-30 nm N- and P-channel 
MuGFETs integrated with Schottky-barrier source/drain (S/D) junctions. This work 
developed two innovative anneal process to aid in the development of a self-aligned 
process for ytterbium and platinum silicides. The fabricated transistors exhibit good 
device characteristics with state-of-the-art of current drives. The results of this work 
will be useful for the further development of new lanthanide materials to engineer the 




B. N-channel MuGFETs with Nickel Aluminide Disilicide Contacts 
In this technology demonstration, the concept of metal alloy with low work 
function elements in nickel silicide (NiSi) for electron barrier height (ΦBN) engineering 
was first introduced. Our results revealed that the addition of metal alloys can affect 
the formation and morphological stability of NiSi substantially. It was shown that the 
addition of aluminum (Al) in NiSi forming NiSi1.80Al0.20 provided the best trade-off in 
terms of resistivity (ρ) and ΦBN to maximize device performance. Device 
demonstrations with NiSi1.80Al0.20 contacts provided a 32 % enhancement in drive 
current performance when compared to control devices with NiSi contacts. We further 
assess the compatibility NiSi1.80Al0.20 with dopant segregation to realize an ultra low 
ΦBN contact technology option. This combinational approach achieved a conduction 
band edge ΦBN of 0.133 eV for NiSi1.80Al0.20. The results of this work ascertain the 
feasibility of the proposed metal alloy concept for ΦBN engineering to reduce device 
external resistance for aggressively scaled MuGFETs.  
C. P-channel MuGFETs with Nickel Platinum and Platinum Germanosilicide Contacts 
In this technology demonstration, we utilized the concept of metal alloy and 
incorporated the high work function element platinum (Pt) into NiSi for hole barrier 
height (ΦBP) engineering. We show that the addition of Pt enhances nickel 
germanosilicide (NiSiGe) morphological stability and reduces ΦBP for superior P-
channel MuGFET operation. When compared to NiSiGe, Ni0.90Pt0.10SiGe contacts give 
rise to an overall 18 % enhancement in drive current performance. This is attributed to 
the suppression of agglomeration and germanium out-diffusion, and reduced external 
resistance (REXT ) ~15 % with the addition of Pt. We also evaluate the option of 
utilizing pure Pt to form platinum germanosilicide (PtSiGe) contacts in the S/D regions 
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for device integration. The material and electrical characteristics of these pure PtSiGe 
contacts were investigated extensively to ascertain its suitability for device integration. 
It was found that PtSiGe has a low ΦBP of 0.215 eV with superior thermal and surface 
morphological stability compared to conventional NiSiGe. The integration of these low 
ΦBP PtSiGe contacts in the S/D regions of P-MuGFETs achieves a 27 % reduction in 
device REXT compared to NiSiGe. This gives a statistical 21% enhancement in 
saturation drive current (IDsat). The higher IDsat were achieved while maintaining 
comparable subthreshold swing and drain-induced barrier lowering values to that of 
NiSiGe contacts. This work illustrates the potential of forming low ΦBP contacts with 
Pt-based contacts in the S/D regions of MuGFETs to extend device performance for 
future technology nodes. 
D. N-channel MuGFETs with Nickel-Silicide:Carbon Contacts 
In this technology demonstration, we first examined the characteristics of 
nickel silicide (NiSi) formed on silicon:carbon. We established that nickel 
silicide:carbon (NiSi:C) contacts are compatible with silicon:carbon (Si:C or Si1-yCy) 
junction technology. This demonstrates that NiSi:C is a suitable baseline contact 
option to devices with Si1-yCy S/D stressors. We also showed that bandgap (Eg) 
narrowing due to substitutional carbon (Csub) contributes a 10.3 % (69 meV) reduction 
in electron barrier height (ΦBN) for NiSi formed on Si1-yCy for 1.0 % Csub. This carbon-
induced ΦBN lowering can be exploited as a process knob for ΦBN optimization in 
devices with Si1-yCy S/D stressors. 
The metal alloy concept with low work function elements for ΦBN engineering 
was also applied to NiSi:C contacts in this demonstration. We found that dysprosium 
(Dy) provides the most effective reduction in ΦBN among the elements investigated 
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forming Ni[Dy]Si:C. The underlying mechanisms for this effective reduction of ΦBN 
were clarified. We postulate that charge transfer at the Ni[Dy]Si:C/Si0.99C0.01 interface 
due to the presence of a dysprosium interlayer leads to the reduction in ΦBN for 
Ni[Dy]Si:C contacts. This reduction of ΦBN for Ni[Dy]Si:C contacts translates to an 
effective 41 % reduction in device REXT in N-MuGFETs with Si1-yCy S/D stressors, 
resulting in improved drive current performance. These results open new avenues to 
optimize the Si1-yCy contact interface for extending transistor performance in future 
technological generations.  
E. N-MuGFETs with Sulpfur Segregated Platinum Silicide:Carbon Contacts 
In this technology demonstration, we show that by employing sulpfur (S) 
segregation at the platinum silicide:carbon/silicon:carbon (PtSi:C/Si:C) interface, the 
lowest electron barrier height (ΦBN) of 0.11 eV reported to date for Pt-based silicides 
was achieved. We ascribed this remarkable ΦBN reduction to the formation of dipoles 
at the interface in the presence of S. PtSi:C with S exhibit a 51 % improvement in 
external resistance. This leads to superior saturation drive current (IDsat) performance 
and contributes a 45 % gain in IDsat for devices having PtSi:C with S. Our results 
illustrate the potential of employing S segregation to realize a highly manufacturable 
single contact metal silicide process to independently optimize the electron and hole 





6.3 Future Directions 
In summary, this thesis focuses on developing solutions to arrest the escalating 
dominance of parasitic external resistances (REXT) in advanced MuGFET designs. This 
thesis has conceptualized and embarked on the development of several exploratory 
concepts and technology options to reduce device REXT and improve transistor drive 
current performance. Preliminary assessment has verified that the concept of electron 
(ΦBN) and hole barrier height (ΦBP) engineering is a promising approach to reduce 
device REXT. Our extensive review of various exploratory contact technology options in 
this thesis and those available in the literature have consolidated the different 
approaches available for ΦBN and ΦBP engineering as shown in Figure 6.1.  
(a) (b) 
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Fig. 6.1  Summary plot of barrier heights versus film resistivity for the various approaches to 
engineer the (a) electron and (b) hole barrier heights in the S/D contact for N- and P-channel 
devices, respectively. It is evident that the segregation approach yields the lowest barrier 
heights and resistivities for both n- and p-doped Si substrates. 
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The data clearly shows that the segregation approach is the most promising technique 
among the various contact options as it has the best trade-off in terms of resistivity and 
barrier heights for device integration. However, a more rigorous and in-depth analysis 
of the segregation approach has to be dealt with to ascertain the effectiveness and 
robustness of this approach for high-volume manufacturing. In addition, the inevitable 
implementation of alternative substrates for enhanced device performance will also 
open up opportunities for research and development in new contact technologies to 
these advanced substrates. Some of these suggestions for future directions in the field 
of S/D contact engineering are highlighted in this section.  
A. Extension of the Segregation Approach for CMOS Applications 
In this thesis, we demonstrated that S segregation can be exploited to engineer 
the electron barrier height of platinum silicide:carbon (PtSi:C). This achieves a CMOS 
process without the complexity of a dual metal silicide process. However, the use of 
precious metals such as platinum in high-volume manufacturing should be minimized  
as much as possible to maximize cost-performance benefits. An alternative approach 
that uses a dual segregation technique with conventional nickel silicide (NiSi) will be 
highly desired. A viable approach will be the use of sulfur or selenium [6] for N-
channel transistors and Al [7] for P-channel transistors. Hence, an in-depth analysis of 
the segregation mechanisms and the opposing effects of these segregation implants on 
the electron or hole barrier heights at the transistor source/drain contacts and device 
external resistances will be extremely useful for device researchers in the 22 nm node 
and beyond developmental teams. 
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B.  Contact Engineering for  Germanium Devices 
Fermi-level pinning is a potential technological roadblock in the development 
of source/drain designs for N-channel germanium (Ge) devices [8]. The concept of 
metal alloy for electron barrier height engineering developed in this thesis could be 
extended to the Ge S/D platform for evaluation. In addition, sulfur segregation with 
nickel germanide has been demonstrated to be effective for electron barrier height 
engineering in contact structures [9]. Further development in this area should focus on 
the segregation mechanism to establish the effectiveness of this approach for Ge 
devices.  
C. Contact Engineering for III-V Devices 
The renewed interested in III-V devices for metal-oxide-semiconductor 
applications [10], [11] have opened up opportunities as well as the need to develop 
source/drain (S/D) contact options to these devices. As of the writing of this 
dissertation, no solutions exist for a self-aligned approach to integrate S/D contacts in 
III-V devices. The concepts developed in the preceding chapters of this thesis could 
provide insights to the development and selection of elements for alloyed contacts on 
III-V devices. The use of the segregation approach for contact engineering in III-V 
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